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Modeling of Multi-State Spatial Wavefunction Switched (SWS) FETs for Logic 
Gates and Memories 
Bander Mahfouz Saman, PhD 
University of Connecticut, 2016 
Abstract 
This dissertation aims at developing circuit models for complementary (n- and p-channel) Spatial 
Wavefunction Switched Field-Effect Transistors (SWS-FETs).  Unlike conventional FETs, SWS-
FETs are comprised of two or more vertically stacked coupled quantum well or quantum dot 
channels. In SWS-FETs, carriers from one inversion layer is transferred to the other as the gate 
voltage (Vg) is changed, and the spatial location of carriers within these channels is used to encode 
the logic states 00, 01, 10 and 11.  
The development of n-SWS-FET logic gates and quaternary logic using 20nm FETs is presented. 
In addition, simulation of a 3-bit flash Analog-to-Digital Converter (ADC) using 180 nm 
complementary SWS-FETs is presented. The accuracy of the SWS-FET circuits is verified by 
SWS-FET models in Cadence. The proposed models are based on integration between the Berkeley 
Short-channel IGFET Model (BSIM4.6) and the Analog Behavioral Model (ABM). 
Modeling of SWS-FET lays the groundwork for further investigation of SWS-FET performance of 
logic functionality. The model is based on integration of Berkeley Short-channel IGFET Model 
(BSIM) and the analog behavioral model (ABM). The model is suitable to investigate the device 
configuration and transient analysis at circuit level in Cadence-OrCAD CIS v16.5 simulator. 
The SWS-FET model is used to design and simulate digital circuits (logic gates, half adder, 
differential encoder), memories (D Latch and SRAMs), and analog to digital converter (ADCs),  
The transient simulations present to verify the functionality of SWS-FET circuits with logic 
agreements, all SWS-FET circuits perform the same function as CMOS circuits with less numbers 
of transistors. 
In SWS-FET circuits, the total number of the FETs is reduced by 25% for NAND-NOR and %75 
for XOR-XNOR, also the savings are reported as 60% for implementing SRAM cell and 54% for 
a 3-bit ADC. These reduce cell areas and power dissipations, making SWS-FET a promising circuit 
element for digital analog applications. 
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1-INTRODUCTION 
1.1. Overview and Objectives 
The Spatial Wavefunction Switched Field-Effect Transistor (SWS-FET) has two or 
more vertically stacked Quantum Well/Dot channels. SWS-FET allows the drain current 
to flow in multiple quantum well channels in a single transistor. The device was first 
introduced by Jain et al. [1]. The transistor offers conduction in different Quantum 
Well/Dot channels based on the gate voltage. The change in the gate voltage makes the carriers 
move from one channel to others. This characteristic is not available in CMOS where 
conduction take place in one quantum well or wire channel. Furthermore, this feature can 
be exploited in many digital integrated circuits for multi-bit processing, thus reducing the 
count of transistors which translates to less die area. 
SWS-FETs offers a new opportunity to implement logic gates and memories with 
fewer transistors than conventional logic gates. Modeling of SWS-FETs lays the 
groundwork for further investigation of the performance of logic functionality. 
The objectives in this research include building dynamic models and designing 
different digital and analog circuits based on the switching properties of SWS-FETs. 
Moreover, the model is set as hierarchical block for use in Cadence-OrCAD CIS simulator. 
This permits investigation of SWS circuits. The overarching goal of this research is to 
explore SWS-FET circuit applications for various functionality. 
1.2. Dissertation Outline 
This dissertation research provides three different SWS-FETs models. They are 
based on integration between Berkeley Short-channel IGFET Model (BSIM) and the 
analog behavioral model (ABM). Additionally, this research shows the circuit simulations 
of different SWS-FET applications. 
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The organization of the dissertation is as follows. Chapter 1 shows the overview 
and the objectives of the research, and Chapter 2 explains SWS-FETs device structures, 
and electrical characterizations.  
In Chapter 3, SWS-FET models are presented. Chapter 4 describes the novel SWS-
FET circuits for universal logic gates, half-adder, differential encoder, memories (D-latch 
and SRAMs), and analog-to-digital converters (ADCs).  
The simulation results and the truth Tables verifications are shown in Chapter 5. 
Finally, in Chapter 6 a comparison is made with CMOS technology and suggestions for 
future work are discussed. 
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2. SPATIAL WAVE SWITCHING FIELD EFFECT TRANSISTOR (SWS-FET)  
2-1 SWS-FET Structure  
SWS-FET device consists of multiple Quantum Well/Dot channels that allow the 
electron Wavefunction s switching from one channel to the other as a function of the gate 
voltage. 
SWS-FET can be fabricated in same way as the conventional complementary 
metal-oxide-semiconductor (CMOS) FETs with modification of CMOS process [1].  The 
fabrication process of SWS-FET is explained in detail by Jain et al. [1] 
Structures of n- and p- SWS-FET with two Si Quantum Well (2-QW) channel, the 
device has upper Si well (W1) and lower Si well (W2) sandwiched between SiGe barriers 
as shown in Figure 1. Figure 2A and 2B show n-SWS-FET energy band diagram of  Type 
I heterostructure [2] and Type II heterostructure ( strained Si/Si0.5Ge0.5 ), respectively. 
The conduction band offsets is equal to ∆Ec=EcSi-well - EcSiGe-barrier =1.04-0.89 = 0.15eV in 
strained Si/Si0.5Ge0.5 heterostructure. 
The structure of 2-QW n-SWS-FET allows carriers (electros) to flow in different 
channels (Si wells) based on the applied gate voltage (VGS). At a low gate voltage, the 
lower well has high carrier density while the carrier density in the upper well is smaller. 
When the gate voltage is increased the upper well has higher carrier density than the lower 
well. Figure 3 [1] shows the charge-densities simulation in lower well (called last well) and 
upper well (called first well). 
In 2-QW p-SWS-FETs deceive, the carriers (holes) are confined in barriers which 
makes current flow in different channels (SiGe barriers) based on the applied gate voltage 
(VGS). At a low magnitude vaule of gate voltage |VGS|, the lower barrier has high carrier 
density while the carrier density in the upper barrier is smaller. When the gate voltage is 
increased toward negative side the upper well has higher hole density than the lower well.  
Figure 4 presents quantum simulations showing the transfer of electron 
Wavefunction from W2 to W1 as the gate voltage is changed from 0.4 to 1.2 V. Figure 5 
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shows transfer of holes in a similar manner for gate voltage changed -0.2 to -0.8 V, Tables 
1 and 2 give the parameter values used for quantum simulations in Figures 4 and 5 
“The data in Figures 4&5, and Table 1 data is provided by Dr. Evan Hellec”.  
 
Figure 1. 2-QW n-and p- SWS-FET. 
  
Figure 2A.Type I Heterostructure of n-
SWS-FET energy band diagram [2]. 
Figure 2B.Type II Heterostructure of 
n-SWS-FET energy band diagram. 
 
Figure 3. 2-QW n-SWS-FET charge. 
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Figure 4. Electron Wavefunction in W2 at 0.4V (a) & W1 at 1.2V (b). 
 
Figure 5. Hole Wavefunction in W2 at -0.2V (a) & W1 at -0.8V (b). 
Table 1. Parameters used in the simulation of Wavefunctions for 2-QW SWS-FET 
Layer 
Thickness 
nm 
χ- nSWS 
eV 
χ- pSWS 
eV 
Eg 
eV 
me mh εr 
Nd 
cm-3 
Na 
cm-3 
SiO2 2.5 0.9 0.9 9 0.5 0.5 3.9 0*100 0*100 
Si  (QW1) 2.5 3.7 4.15 1.04 0.19 0.49 11.9 0*100 0*100 
SiGe(.5) 1.5 4.0 4.0 0.89 0.13 0.38 14 0*100 0*100 
Si  (QW2) 5.0 3.7 4.15 1.04 0.19 0.49 11.9 0*100 0*100 
SiGe(.5) 10 4.0 4.0 0.89 0.13 0.38 14 0*100 0*100 
SiGe(.75) 50 3.95 3.9 1.05 0.13 0.38 14 0*100 1*1016 
Si 100 4.0 3.8 1.1 0.19 0.49 11.9 0*100 1*1016 
Where, QWs are tensile strained, χ is electron affinity, Eg the bandgap, me and mh are the 
electron and hole masses, εr the dielectric constant, Nd and Na are donor and acceptor 
concentrations). For n-SWS-FET VGS= 0.4 and 1.2V, p-SWS-FET VGS =-0.2 and -0.8V. 
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Figure 6A shows 2-QW n-SWS-FET layout (twin drain configuration), where λ is 
a scale factor and the minimum technology geometry (this is different than the channel 
length modulation λ parameter). The Minimum n-SWS-FET area is 7λ*5λ. It follows that 
the area of n-SWS-FET is about same or slightly less than the area of n-MOSFET (4λ*10λ 
as shown in Figure 6B), this is due to wrap around insulation around lower well drain D2.  
 
Figure 6A. Twin-drain n-SWS-FET layout. 
 
Figure 6B. Conventional n-MOSFET layout. 
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The three Quantum Well (3-QW) and four (4-QW) channel n-SWS-FET 
configuration with common source and drain is shown in Figure 7A. 
Each channel in QW device has a different threshold voltage that makes the two 
QW n-SWS-FETs useful in the implementation of binary logic, the four QW n-SWS-FETs 
are valuable for quaternary logic. In this research, the models of QW SWS-FETs were 
created to verify the functionality of device in several circuits. 
 Figure. 7B shows the fabricated SiOx- cladded Si quantum dot n-SWS-FET 
structure. This device has four QD layers with two drain (D1-deep, D2-shallow). It shows 
the two lower QD layers conducting to D1 and upper QD layers to D2 [35]. While, Figure 
8 presents ID-VD characteristics for gate voltage in the range of 1.8-2.0V whereas upper 
channel conducts from 2.2-2.4V [35].  
 
Figure 7A.Three and four QW n- SWS-FET. 
 
Figure 7B. QD n-SWS-FET. 
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Figure 8. Four QD n-SWS-FET Experimental ID-VD 
2-2 SWS-FET Theory 
In 2-QW n-channel SWS-FET, when the gate to source voltage (VGS) is applied 
between 0 and threshold voltage of lower well (Vth2), both wells W1 & W2 are in off sate 
and both currents in lower well (IDS-W2) and upper well (IDS-W1) are zero. As the gate voltage 
is set above Vth2 the electrons are confined in well W2, resulting in drain current IDS-W2. An 
increase in VGS greater than the threshold voltage of upper well W1 (Vth1), the electrons 
transfer from W2 to W1, and drain current IDS-W1 flows in W1, and IDS-W2 drops off. At 
transition voltage (VUL), the W2 is in an off mode [4-6]. The Tables 2, 3, 4 show operation 
mode of MOSFET, n-SWS-FET, and p-SWS-FET, respectively. 
Table 2.  The operations mode for MOSFET. 
Mode Cut Off Saturation linear 
n-MOSFET 
VGS < Vth VDS >VGS -Vth>0 VDS <VGS -Vth<0 
IDS≈0 IDS>0 IDS>>0 
p-MOSFET 
VGS > Vth VDS <VGS -Vth<0 VDS >VGS -Vth<0 
ISD≈0 ISD>0 ISD>>0 
Table 3.  The switching mode for 2-QW n-SWS-FET. 
Gate 
voltage VG 
VGS < Vth2 
VGS > Vth2 
VGS < VUL 
VGS < Vth1 
VGS > Vth2 
VGS > VUL 
VGS > Vth1 
VGS >> Vth2 
VGS >> VUL 
VGS >> Vth1 
Well-1 
Off mode 
IDS1≈0 
Off mode 
IDS1≈0 
On mode 
IDS1>0 
On mode 
IDS1>>0 
Well-2 
Off mode 
IDS2≈0 
On mode 
IDS2>>0 
≈ Off mode 
IDS2→ 0 
Off mode 
IDS2≈0 
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Table 4.  The switching mode for 2-QW p-SWS-FET. 
Gate 
voltage VG 
VGS << Vth1 
VGS << VUL 
VGS << Vth2 
VGS < Vth1 
VGS < VUL 
VGS < Vth2 
VGS > Vth1 
VGS > VUL 
VGS < Vth2 
VGS > Vth2 
Well-1 
On mode 
ISD1>>0 
On mode 
ISD1>0 
Off mode 
ISD1≈0 
Off mode 
ISD1≈0 
Well-2 
Off mode 
ISD2≈0 
≈ Off mode 
ISD2→ 0 
On mode 
ISD2>>0 
Off mode 
ISD2≈0 
2-2-1 Computing SWS-FET Currents IDS1 and IDS2. 
In terms of the device switching mechanism, SWS-FETs behaves as a MOSFET. 
Equation 1 illustrates the drain current for MOSFET, the same equation was developed by 
Jain et al. [1] for SWSFET. Equation 2 represents the drain current for Well-1 (IDS-W1), 
which is like the drain current in a regular n-MOSFET transistor. Equation 3 expresses the 
differential threshold voltage (Vth2) for W2. The drain current of W-2 (IDS-W2) is defined in 
Equation 4, α is the voltage increment for threshold voltage Vth2 [2-5]. 
IDS(Cutoff) = 0, VGS < VTH (1a) 
IDS(Linear) =
𝑊
L
COX ∗ μ ((VGS − VTH) −
VDS
2
) VDS, VDS < VGS − VTH > 0 (1b) 
IDS(Saturation) =
𝑊
L
COX ∗ μ
(VGS − VTH)
2
2
, VDS > VGS − VTH > 0 (1c) 
IDS-W1(cutoff) = 0, VGS1 < Vth1 (2a) 
IDS-W1(Linear) =
𝑊w1
L
COX ∗ μ ((VGS1 − Vth1) −
VD1S1
2
) VD1S1, VD1S1 < VGS1 − Vth1 > 0 (2a) 
IDS-W1(Saturation) =
𝑊w1
L
COX ∗ μ
(VGS1 − Vth1)
2
2
, VD1S1 > VGS1 − VTH1 > 0 (2c) 
Vdth2 = α  +   𝑉th2 (3) 
IDS-W2(Cutoff)       = 0, VGS2 < Vdth2 (4a) 
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IDS-W2(Linear) =
𝑊w2
L
COX ∗ μ ((VGS2 − Vdth2) −
VD2S2
2
) VD2S2, VD2S2 < VGS2 − Vdth2
> 0 
(4b) 
IDS-W2(Saturation) =
𝑊w2
L
COX ∗ μ
(VGS2 − Vdth2)
2
2
, VD2S2 > VGS2 − VTH2 > 0 (4c) 
α = {
(VGS2 –  VUL) ∗ (VGS2 – VUL)
(Vth1 – VUL)
  When  VGS2 > VUL
0                                                     When  VGS2 < VUL
 (5) 
Where, 
VGSx  Gate-source voltage, x=1 for Well-1 and x=2 for Well-2, 
VDxSx  Drain -source voltage, x=1 for Well-1 and x=2 for Well-2, 
Vdth2  Developed threshold voltage of Well-2, 
Vth2  Threshold voltage of Well-2, 
Vth1   Threshold voltage of Well-1, 
VUL   Transition voltage at which lower well W2 currents decreased, 
α  Matching parameter for lower well W2, 
Additional definition: 
 Cox is the capacitance per unit area =εox*ε0/tox, where ε0 is the permittivity of the 
free space, εox the relative permittivity of oxide, and tox the oxide thickness. 
 Vth1 and Vth2 dependent on the thickness of gate oxide, thickness of wells of 
barriers, and barriers SiGe composition, for analytical expressions for the threshold 
voltages in a Si/SiGe/Si MOS structure see reference [34]. 
 Equation (6) is obtained by substituting Vdth2 in Equation 3 to Equation 4. 
IDS−W2(Linear)          = (
𝑊2
L
) COX ∗ μ (([VGS2 − α] − Vth2)VD2S2 −
VD2S2
2
2
) 6 
Figure 9 represents IDS-VGS of 2-QW n-SWS-FET obtained from Equations 2-5, 
the device parameters are shown in Table 5, the modes of operation are shown in Table 6. 
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Table 5.  2-QW n- and p- SWS-FET 50nm device parameters 
Parameter Unit n-SWS-FET p-SWS-FET 
VG V From 0 to 1.2  From 0 to 1.2 
VDD= VDS V 1.2 -1.2 
VTH1 V 0.35 -0.4 
VUL V 0.32 -0.35 
VTH2 V 0.18 -0.2 
Cox f/m2 24.7×10−3 24.7×10−3 
U m2/(Vs) BSIM4  0.032 0.0095 
W1 nm 100 100 
W2 nm 250 250 
 
Figure 9. 2-QW n- SWS-FET IDS-VG for solving Equation 2 and 5. 
Table 6.  The plot data and switching mode for 2-QW n-SWS-FET  
Data 
 
VGS < 
Vth2=0.18 
VGS>Vth2=0.18 
VGS<VUL=0.32 
VGS<Vth1=0.35 
VG >Vth2=0.18 
VGS>VUL=0.32 
VGS>Vth1=0.35 
VGS>>Vth2=0.18 
VG >>VUL=0.32 
VGS>>Vth1=0.35 
VGS  V 0 0.1 0.2 0.3 0.37 0.4 0.5 
from 0.6 
to 0.9 
1.0 
IDS1 uA 0 0 0 0 0.32 1.98 17.7 
from 49.4 to 
239.1 
333.9 
IDS2 uA 0 0 0.79 28.4 22.4 0.09 0 0 0 
Well-1 
Off mode 
ID1≈0 
Off mode 
ID1≈0 
On mode 
ID1>0 
On mode 
ID1>>0 
Well-2 
Off mode 
ID2≈0 
On mode 
ID2>>0 
≈ Off mode 
ID2→ 0 
Off mode 
ID2≈0 
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 Figure 10 represents IDS-VGS of 2-QW p-SWS-FET obtained from Equations 2-5, 
the device parameters are shown in Table 5, the modes of operation are shown in Table 7. 
 
Figure 10. 2-QW p- SWS-FET ISD-VG for solving Equation 2 and 5 
Table 7.  The plot data and switching mode for 2-QW p-SWS-FET  
Data 
 
VGS<<Vth1=-0.40 
VGS<<VUL=-0.35 
VGS<<Vth2=-0.20 
VGS<Vth1=-0.40 
VGS<VUL=-0.35 
VGS<Vth2=-0.20 
VGS>Vth1=-0.40 
VGS>VUL=-0.35 
VGS<Vth2=-0.20 
VGS> 
Vth2=-0.2 
VG  V 0 
from 0.06 to 
0.56 
0.66 0.76 0.78 0.86 0.96 1.06 1.2 
VGS V -1.2 
from -1.14 
to -0.64 
-0.54 -0.44 -0.42 -0.34 -0.24 -0.14 0 
ISD1 uA 150 128 to 13 4.60 0.38 0.09 0 0 0 0 
ISD2 uA 0 0 0 3.57 8.73 11.50 0.94 0 0 
Well-1 
On mode 
ISD1>>0 
On mode 
ISD1>0 
Off mode 
ISD1≈0 
Off mode 
ISD1≈0 
Well-2 
Off mode 
ISD2≈0 
≈ Off mode 
ISD2→ 0 
On mode 
ISD2>>0 
Off mode 
ISD2≈0 
 
2-2-3 SWS-FET Capacitances: CG, CS, and CD. 
It is well known that MOSFET has three regions of operation accumulation, 
depletion, and inversion. The accumulation happens when majority carriers accumulate of 
0
20
40
60
80
100
120
140
160
0
0
.0
5
0
.1
0
.1
5
0
.2
0
.2
5
0
.3
0
.3
5
0
.4
0
.4
5
0
.5
0
.5
5
0
.6
0
.6
5
0
.7
0
.7
5
0
.8
0
.8
5
0
.9
0
.9
5 1
1
.0
5
1
.1
1
.1
5
1
.2
I S
D
u
A
m
p
VG in Volt
ISD1
ISD2
   
13 
 
at the surface, the depletion in which the surface is empty of any carriers leaving only a 
space charge or depletion layer, and the inversion occurs when the surface has the inverted 
charge. The two voltages that separate the three regions are Flat-band Voltage (VFB) and 
Threshold Voltage (VTH). Gate voltage below VFB defines accumulation region and voltage 
above VFB defines the depletion, VTH makes onset of the inversion region. 
For capacitance modeling, MOSFET’s capacitances depend on the regions of 
operation. The capacitances are represented by nonlinear gate capacitors (CGB, CGS, CGD), 
overlap capacitances (CGBO, CGSO, CGDO), and two the junction capacitances (CBS, CBD) as 
shown in Figure 11. The overlap and junction capacitances are calculated from source and 
drain perimeters and area. Capacitances are shown in Equations 7 to 11. 
 
Figure 11. n-MOSFET capacitors 
CGBO = Cox ∗ Leff ,where Leff=L-2*LD (7) 
CGSO = Cox ∗ Weff  (8) 
CGDO = Cox ∗ Weff  (9) 
CSB  =
CJ∗AS
(1+VSB/PB)MJ
+
CJSW∗PS
(1+VSB/PB)MJSW
 ,  
(10) 
CDB  =
CJ∗AD
(1+VDB/PB)MJ
+
CJSW∗PD
(1+VDB/PB)MJSW
 where  (11) 
Where, VSB is source to body bias, VDB is drain to body bias 
Table 8 provides typical values for the model parameters of 1 µm, 0.5 µm, 50 nm, 
20 nm channel CMOS technologies. 
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Table 8.  The model parameters of 1 µm, 0.5 µm, 50 nm, 20 nm CMOS technologies. 
Process Note 
L=1 µm L=0.5 µm 
L=50 nm  
BSIM4 
L=20 nm 
BSIM4.6 
n- p- n- p- n- p- n- p- 
|VDS|max 
V 
Max VDD voltage 5 5 3.3 3.3 1.2 1.2 1 1 
TOX  nm Oxide thickness 20 20 9.5 9.5 1.4 1.4 1 1 
U 
cm2/V·s 
Electron mobility 650 250 420 130 320 95 320 95 
Na cm-3 
x1017 
Substrate doping 1 0.6 1.4 1 8.2 2.4 12 4 
Gamma 
γ V1/2 
Body-effect parameter 1.05 0.817 0.59 0.51 0.211 0.114 0.183 0.105 
PHI  
2φf V 
Surface potential 0.82 0.79 0.83 0.82 0.92 0.86 0.94 0.89 
VTO V VTH at VSB=0 0.858 -0.96 0.71 −0.92 0.25 -0.22 0.2 -0.12 
VFB V Flat-band voltage -0.91 -2.47 -0.66 -2.18 -0.88 -1.19 -0.92 -1.11 
LD nm 
length diffusion S/D 
(overlap) 
50 50 38 38 1.2 1.2 1 1 
WD nm Width diffusion 81 81 20.3 20.3 5 5 5 5 
Xj nm Junction depth 200 200 150 150 20 20 20 20 
JS uA/m2 
Body-junction reverse  
saturation current density 
0.01 0.01 0.017 0.017 0.1 0.1 0.1 0.1 
CJ 
mF/m2 
Zero bias junction 
capacitance 
0.32 0.321 0.423 0.423 0.5 0.5 0.5 0.5 
MJ 
Grading coefficient for 
area 
0.64 0.64 0.6 0.6 0.5 0.5 0.5 0.5 
CJSW 
nF/m 
Body-junction capacitance 0.25 0.25 0.38 0.38 0.5 0.5 0.5 0.5 
MJSW Body-junction capacitance 0.5 0.5 0.35 0.35 0.33 0.33 0.33 0.33 
PB(V0) V 
Body-junction built-in 
potential 
0.757 0.757 0.989 0.989 1 1 1 1 
CGBO 
nF/m 
Gate-Body capacitance 
per unit channel length 
0.45 0.45 0.38 0.38 0.025 0.025 0.025 0.025 
CGDO 
nF/m 
Gate-Drain capacitance 
per unit channel width 
0.354 0.354 0.3 0.3 0.623 0.623 0.623 0.623 
CGSO 
nF/m 
Gat-Source capacitance 
per unit channel width 
0.354 0.354 0.3 0.3 0.623 0.623 0.623 0.623 
AS m Source diffusion area Length of Source *W = 2*L*W 
AD m Drain diffusion area Length of Drain *W = 2*L*W 
PS m Source junction perimeter 2*(Length of Source) + W = 4*L + W 
PD m Drain junction perimeter 2*(Length of Source or Drain) + W = 4*L + W 
Where:  Gamma = 𝛾 =
√2×q× εSi · ε0 ·×𝑁a
C𝑜𝑥
   
PHI = 2φf = 2 ∗ 0.0259 ∗ ln 
𝑁a
ni
  
VTH = VT0 + 𝛾 ∗ (√PHI + V𝑆𝐵 − √PHI)  
VFB = VT0 − 𝛾 ∗ √PHI + V𝑆𝐵 − PHI 
The bias-dependent n-MOSFET gate capacitances distribute according to the 
Meyer model [21-22] as Table 9A.  
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Table 9A.  The Meyer model for the n-MOSFET gate capacitances. 
Mode 
Accumulation 
Vdsat < 2 φf 
Depletion 
Vdsat < 0 
Saturation 
Vdsat < VDS 
Linear 
Vdsat  > VDS 
CGB 𝐶𝑂𝑋 𝐶𝑂𝑋
𝑉𝑡ℎ − 𝑉𝐺𝑆
PHI
 0 0 
CGS 0 0 
2
3
𝐶𝑂𝑋 
2
3
𝐶𝑂𝑋[1 − (
𝑉𝐺𝐷−𝑉𝑡ℎ
V𝐺𝑆+V𝐺𝐷 − 2V𝑡ℎ
)
2
] 
CGD 0 0 0 
2
3
𝐶𝑂𝑋[1 − (
𝑉𝐺𝑆−𝑉𝑡ℎ
V𝐺𝑆+V𝐺𝐷 − 2V𝑡ℎ
)
2
] 
NOTE: In the linear mode, As VGS increased CGS and CGD become =0.5Cox. 
Where: Vdsat is the drain-source saturation voltage= VGS-Vth. 
Figure 12 represents gate capacitances (CGB, CGS, and CGD) for the channel length 
(L) = 1 µm and the gate Width (W) =4 m n-MOSFET, Figures 13 A, B, and C show the 
gate capacitances plus overlap capacitances (CGBO, CGSO, and CGDO) for L=1 µm and W=4 
µm channel length n-MOSFET. The plot is obtained using the parameters in Table 8 and 
the formulas in Table 9A.  
 
Figure 12. Meyer model for L=1m n-MOSFET gate capacitances (CGB, CGS, CGD). 
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Figure 13A. Meyer model for L=1 µm n-MOSFET for CGB+CGBO0. 
 
Figure 13B. Meyer model for L=1 µm n-MOSFET CGS+CGSO. 
 
Figure 13C. Meyer model for L=1 µm n-MOSFET for CGD+CGDO. 
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Figure 14 shows all five capacitances (three capacitances for gate plus overlap 
capacitances, and two junction capacitances) for L=1 µm and W=4 µm n-MOSFET. 
Similarly, Figures 15 shows the plots of the five capacitances all for L=20 nm and W=80nm 
n-MOSFET. 
 
Figure 14. Meyer model for 1 m n-MOSFET all five capacitances  
CGB+CGBO0, CGS+CGSO, CGD+CGDO, CBS, and CBD. 
 
Figure 15. Meyer model for 20nm n-MOSFET all five capacitances  
CGB+CGBO0, CGS+CGSO, CGD+CGDO, CBS, and CBD. 
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The more accurate model for the gate capacitances is AMI-ASPEC [36, 40]. 
Appendix C shows the AMI code [36]. The capacitance formulas are shown in Table 9B. 
As AMI and Meyer model, give same value for CGS and CGD. In AMI model CGB is 
combined with Cox and depletion capacitance (Cd). However this improves accuracy of 
gate to body capacitance CGB as shown in Figure 19. 
Table 9B.  AMI-ASPEC capacitances model. 
Mode Accumulation  Depletion Saturation Linear 
CGS 0 0.75 ∗
Cox ∗ Vgst
𝑉th − 𝑉FB
 
2
3
COX Vgst
Vgst − 2VDS
(𝑉th − 𝑉FB)2
∗
2
3
COX 
CGD 0 0 0 (3Vgst − VDS)
Vgst−VDS
(2Vgst−VDS)2
∗
2
3
COX  
CGB 
(COX − CGS − CGD) ∗ Cd
(COX − CGS − CGD) + Cd
 
Where,  
Effective Channel Length Leff = L − 2 ∗ LD and effective Width Weff = W − 2 ∗ WD 
𝑉gst = 𝑉GS
𝑉th − 𝑉FB
2
 
The depletion width 𝑊d = √
2∗𝜀Si.𝑣𝑐
qNa
  and the Depletion capacitance 𝐶d =
𝜀Si
𝑊d
𝑊eff*𝐿eff 
The effective voltage from channel to body 𝑣𝑐 = {
 0 𝑎𝑡 Accumulation
𝑉GS + 𝑉SB − 𝑉FB  𝐸𝑙𝑠𝑒 𝑤ℎ𝑒𝑟𝑒 
 
 
Figure 16. The capacitances of L=1 um n-MOSFET AMI (solid) and Meyer (doted). 
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The SWS-FET capacitance and regions of operation are same what related 
channel MOS-EFT. The capacitance in 2-QW n-SWS-FET can be simplified as circuit in 
Figure 17, it divided into five different parts: 
1- Three overlap capacitances (CGBO, CGSO, CGDO) 
2- Two junction capacitances (CBS, CBD) 
3- One gate to body capacitance (CGB) 
4- Two gate to source capacitances (CGS1, CGS1) 
5- Two gate to drain capacitances (CGD1, CGD2) 
 
Figure 17. 2-QW -SWS-FET capacitances. 
Figures 18 shows the twin-drain structure SWS-FET where the gate to source 
capacitance becomes similar to conventional n-MOSFET. 
The overlap (CGBO, CGSO, CGDO), and junction (CBS, CBD) capacitances are similar 
to a single drain/ single source FET and associated with the respective lower well W2 and 
upper well W1. The magnitude of gate capacitances CGB, CGS1, CGS2, CGD1, and CGD2 
depend on gate voltage (regions of operation) as shown in Table10. 
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Figure 18. Twin-drain n-SWS-FET capacitances. 
Table 10.  The Meyer model for 2-QW n-SWS-FET gate capacitances. 
Cap. Accumulation Depletion Saturation Linear 
VGS1 VGS1-Vth1<PHI VGS1-V th1<0 VGS1-Vth1< VD1S1 VGS1-V th1>VD1S1 
CGB1 𝐶𝑂𝑋 𝐶𝑂𝑋
𝑉𝑡ℎ1 − 𝑉𝐺𝑆2
PHI
 0 0 
CGS1 0 0 
2
3
𝐶𝑂𝑋 
2
3
𝐶𝑂𝑋[1 − (
𝑉𝐺𝐷2 − 𝑉𝑑𝑡ℎ2
V𝐺𝑆2+V𝐺𝐷2 − 2V𝑑𝑡ℎ2
)
2
] 
CGD1 0 0 0 
2
3
𝐶𝑂𝑋[1 − (
𝑉𝐺𝑆−𝑉𝑑𝑡ℎ
V𝐺𝑆+V𝐺𝐷 − 2V𝑑𝑡ℎ
)
2
] 
VGS2 VGS2-Vdth2<PHI VGS2-V dth2<0 VGS2-Vdth2<VD2S2 VGS2-V dth2>VD2S2 
CGB2  𝐶𝑂𝑋
𝑉𝑑𝑡ℎ2 − 𝑉𝐺𝑆2
PHI
 0 0 
CGS2 0 0 
2
3
𝐶𝑂𝑋 
2
3
𝐶𝑂𝑋[1 − (
𝑉𝐺𝐷2 − 𝑉𝑑𝑡ℎ2
V𝐺𝑆2+V𝐺𝐷2 − 2V𝑑𝑡ℎ2
)
2
] 
CGD2 0 0 0 
2
3
𝐶𝑂𝑋[1 − (
𝑉𝐺𝑆−𝑉𝑑𝑡ℎ
V𝐺𝑆+V𝐺𝐷 − 2V𝑑𝑡ℎ
)
2
] 
CGB  is a parallel capacitor of CGB1 and CGB2, CGB =CGB1 +CGB2 
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Figure 19A represents 2-QW n-SWS-FET capacitances. The plot is obtained using 
the parameters listed in Table 8 and the formulas in Table 10. Here, we have used (VDD=5V, 
Vth1=0.858, Vth2=0.56, L=1um, and W=4um). 
 
Figure 19A. The calculation of 2-QW n-SWS-FET AMI model capacitances L=1um. 
Figure 19B shows the capacitances of 20 nm channel length 2-QW n-SWS-FET. 
The device parameters listed in Table 8. 
 
Figure 19B. The calculation of 2QW n-SWS-FET AMI model capacitances L=20nm. 
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Table 11A shows the compassion between n-MOS-FET and n-SWS-FET 
capacitance for 1 µm channel length device, where the width of n-MOS-FET is 2 µm 
and the width of n-SWS-FET wells are W1=1.25 µm and W2=2.5 µm, where the area 
of n-MOS-FET is 10λ*4λ and n-SWS-FET is  7λ*5λ as shown in figures 6A and 6B. 
Figure 20 shows the gate to body capacitance (CGB) of n-MOSFET and n-SWS-FET. 
Table 11B shows the capacitances n-SWS-FET deceive which has the area = 10λ*8λ 
(L=1 µm , W1=2 µm, W2=4 µm ). 
Table 11 A.  n-MOSFET and n-SWS-FET capacitances (10-15 Farad) for L=1µm. 
Capacitance 
Accumulation Depletion Saturation Linear 
Vdsat <PHI Vdsat <0 Vdsat < VDS Vdsat  > VDS 
E
q
u
a
ti
o
n
  
CGB 𝐶𝑂𝑋 + 𝐶𝐺𝐵0 𝐶𝑂𝑋
𝑉𝑡ℎ − 𝑉𝐺𝑆
PHI
+ 𝐶𝐺𝐵0 ≈ 𝐶𝐺𝐵0 = 𝐶𝐺𝐵0 
CGS ≈ 𝐶𝐺𝑆0 ≈ 𝐶𝐺𝑆0 ≈
2
3
𝐶𝑂𝑋 + 𝐶𝐺𝑠0 ≈
1
2
𝐶𝑂𝑋 + 𝐶𝐺𝑠0 
CGD ≈ 𝐶𝐺𝐷0 ≈ 𝐶𝐺𝐷0 ≈ 𝐶𝐺𝐷0 ≈
1
2
𝐶𝑂𝑋 + 𝐶𝐺𝑠0 
M
O
S
F
E
T
  CGB 3.903 3.903 to 1.003 1.003 0.58 
CGS 0.708 0.708 3.010 2.658 
CGD 0.708 0.708 0.708 2.434 
S
W
S
-F
E
T
  
 
CGB1  2.608 2.608 to 0.94 0.94 0.725 
CGB2 2.608 2.608 to 0.84 0.84 0.5321 
CGB 5.126 5.126 to 1.78 1.78 1.291 
CGS1 0.4425 0.4425 1.881 1.192 
CGS2 0.4425 0.4425 1.881 N.A* 
CGD1 0.4425 0.4425 0.4425 1.192 
CGD2 0.4425 0.4425 0.4425 N.A* 
* The lower well W2 doesn’t go to linear mode (the charges completely 
move to upper well and when Vdsat-W2 =VGS2-VTH2 >VDS2). 
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Figure 20. Gate-body capacitance CGB of n-MOSFET and n-SWS-FET for L=1µm. 
Table 11 B.   The capacitances of n-SWS-FET (L=1 µm , W1=2 µm, W2=4 µm ) 
Capacitance 
Accumulation Depletion Saturation Linear 
Vdsat <PHI Vdsat <0 Vdsat < VDS Vdsat  > VDS 
W
S
-F
E
T
  
 
CGB 7.8 7.8 to 1.78 1.8 1.8 
CGS1 0.69 0.69 2.99 2.145 
CGS2 0.69 0.69 2.3 N.A* 
CGD1 0.69 0.69 0.69 2.415 
CGD2 0.69 0.69 0.69 N.A* 
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2-2-3 SWS-FET Transconductances (gm, gmb,) and output conductance go 
An important parameter characteristic for a transistor is transconductances gm, gmb, 
and go. gm represents the change in the drain current (IDS) as a function of change in the gate 
to source voltage (VGS) with a constant drain-source voltage (VDS). Similarly, gmb denotes 
the backgate transconductance which describes how IDS changes with voltage between 
body to source (VBS) change. In addition, gO is the output conductance or a reciprocal of 
output resistance (ro = go
-1), go describes how is IDS change with VDS. Equations 12, 13, 14 
define the transconductances gm, gmb, and conductance go. 
gm  =
dI𝐷𝑆
dV𝐺𝑆
                at fixed VDS and VBS (12) 
gmb  =
dI𝐷𝑆
dV𝐵𝑆
              at fixed VDS and VGS (13) 
go  =
1
𝑟𝑜
=
dI𝐷𝑆
dV𝐷𝑆
      at fixed VGS and VBS (14) 
As the value of VDS increases, it causes the effective channel length (L) to decrease 
which causes IDS to increase by factor of (1+λ* VDS), where λ is called the channel length 
modulation (CLM). λ depends of  channel doping (Na). The calculation of λ from device 
structure is quite difficult, it can be obtained from IDS-VDS plot for VGS - Vth >0 (i.e. the 
transistor is not in cutoff). At the saturation region, the voltage which corresponds to the 
intersection of a tangent line touching the bias point (IDS=0) on IDS-VDS curve is called 
Early Voltage (VA= λ-1) as shown in Figure 21 and Equation 15, Appendix E has the 
calculation of n-MOSFET 1 µm (λ=0.018) and 20 nm (λ=0.05).  
 
Figure 21. The simple graphical method to obtain an approximate value for lambda. 
IDS−Saturation ≈ 𝑠𝑙𝑜𝑝 ∗ 𝑉𝐷𝑆 + 𝑏=go*VDS+b (15) 
IDS−Saturation = IDS0−Saturation ∗ [1 + λ𝑉𝐷𝑆] =
𝛽
2
(𝑉𝐺𝑆 − 𝑉𝑡ℎ)
2 ∗ [1 + λ𝑉𝐷𝑆] 
(16) 
 𝛽 =  𝜇 ∗ 𝐶𝑂𝑋 ∗
𝑊
𝐿
 
(17) 
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Table 12 shows the transconductances (gm, gmb) and the output conductance go of 
n-MOSFET in different operation mode [37-38], Figures 22, 23, and 24 show plots of gm , 
gmb, and go as afunction of  VGS for 1µm-MOS using the parameters in Table 8 and the 
formulas in Table 13 (VDD=5 V, Vth=0.858 V, λ =0.018 V-1, L=1µm, and W=2µm).  
Table 12.  The transconductances and the output conductance of n-MOSFET. 
Mode 
Cutoff 
VGS-Vth<0 
Saturation 
VGS-Vth<VDS 
Linear 
VGS-Vth>VDS 
gm 0 
𝛽(𝑉𝐺𝑆 − 𝑉𝑡ℎ), Ignoring CLM  
𝛽𝑉𝐷𝑆 𝛽(𝑉𝐺𝑆 − 𝑉𝑡ℎ) ∗ (1 + λ𝑉𝐷𝑆) 
go 0 IDS0−Saturation* λ 𝛽
(𝑉𝐺𝑆 − 𝑉𝑡ℎ − 𝑉𝐷𝑆) 
gmb g𝑚 ∗
γ
2∗√PHI + VSB
  
Where: γ (the body-effect parameter) & PHI (the surface potential) as defined in Table 9. 
 
Figure 22. gm vs VGS for 1µm n-MOSFET. 
 
0
0.0002
0.0004
0.0006
0.0008
0.001
0.0012
0 0
.5
1 1
.5
2 2
.5
3 3
.5
4 4
.5
5 5
.5
6 6
.5
7 7
.5
8 8
.5
VGS 
gm A/V
gm
gm CLM
   
26 
 
 
Figure 23. gmb vs VGS for 1µm n-MOSFET. 
 
Figure 24. go vs VGS for 1µm n-MOSFET. 
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The transconductances and the output conductance go of 20 nm n-MOSFET are 
shown in Figures 25, 26, and 27 (VDD=1V, Vth=0.20V, λ =0.05V-1, L=20nm, and 
W=80nm). 
 
Figure 25. gm vs VGS for 20nm n-MOSFET 
 
Figure 26. gmb vs VGS for 20nm n-MOSFET 
 
Figure 27. go vs VGS for 20nm n-MOSFET 
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For the twin-drain SWS-FET, the transconductances (gm, gmb) and the output 
conductance go are shown in Figure 28, 29 and 30. The transconductances and conductance 
for lower well W2 are shown in top right box in Figures 28, 29 and 30.  gm, gmb , and go for 
W2 have the same switching functionality as the drain current in W2. Furthermore, the 
transconductances (gm, gmb) and the output conductance go for upper W1 are similar to a 
conventional n-MOSFET. 
 
Figure 28. gm for 20nm n-SWS-FET 
 
 
Figure 29. gmb for 20nm n-SWS-FET 
 
 
Figure 30. go  for 20nm n-SWS-FET 
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2-2-4 SWS-FET as a Switch. 
A MOSFET can be used as a switch as shown in Table13A as well as Figure 31A. 
The switch in the n-MOSFET is closed (conducting D with S) when VGS =0 and opened 
(non-conducting) when VGS = 0 or ground, the switch sequence is as OFF-ON. In the case 
of p-MOSFET, the switch is closed when VGS = 0 or ground and Open when VGS = VDD, 
the switch sequence is as ON-OFF as shown in Table13A and Figure 31A. 
The switching for the upper well W1 in n-SWS-FET is to NMOS, unlike 
conventional FETs, the lower well W2 in n-SWS-FET has OFF-ON-OFF switching 
sequence as shown in Table13B and Figure 31B. This results in SWS-FET to be used as a 
four-state switch which. A four state such place to a conventional CMOS in order to three 
NMOS and one PMOS. 
Table 13A. The switching mode for n-MOSFET and n-SWS-FET 
n-MOSFET  
VGS < Vthn, or VGS=0 VGS > Vthn or VGS=VDD 
OFF ON 
p-MOSFET 
VGS < Vthp or VGS= 0 VGS > Vthp or VGS= VDD 
ON OFF 
 
Figure 31A. SWS-FET switch 
Table 13B. The switching mode for n-SWS-FET 
Upper well  
n-SWS-FET 
VGS < Vthn1, or VGS=0 VGS > Vthn1 or VG=VDD 
OFF ON 
Lower well  
n-SWS-FET 
VGS < Vthn2 VGS > Vthn2 VGS < Vdthn= Vth2+ α 
OFF ON OFF 
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Figure 13B. n-SWS-FET switch 
Table 13C and figure 31C shows the switching for the upper well W1 and lower 
well W2 in p-SWS-FET.  
Table 13C. The switching mode for p-SWS-FET 
Upper well  
p-SWS-FET 
VGS < Vthp1, or VG=0 VGS > Vthp1 or VGS=VDD 
ON OFF 
Lower well  
p-SWS-FET 
VGS <VdthP= VthP2+ α VGS < Vthn2 VGS > Vthp2 or VG=VDD 
OFF ON OFF 
 
 
Figure 13C. p-SWS-FET switch 
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3- Circuit Model for SWS-FETs 
SWS-FET has two or more quantum wells (2-QW) separated by barriers. Each well 
conducts in certain voltage range as the transport channel as discussed in chapter 2 
(Equations 2-5). The threshold voltage Vth2 for the lower well W2 is adjusted by a 
parameter α which simulates the decreases of drain current in well 2 due to transfer of 
carriers to well 1, α may depend on VDS. The transistor model like BSIM cannot adjust the 
threshold voltage while the simulation is running. 
This work shows two circuits which are capable of adjusting the changing of the 
threshold voltage during the simulation. The model represents a SWS-FET by two 
transistors, one n-MOSFET for the upper well (W1) and other for the lower well (W2), the 
model use two BSIM equivalent circuits for two transistors representing each quantum well 
channel. 
3-1 BSIM level 7 Model for SWS-FET 
Generally, CMOS models are divided into three classes: First Generation Models 
(Level 1, Level 2, and Level 3), Second Generation Models (BSIM Level 5, HSPICE Level 
28) and Third Generation Models (BSIM Level 7, Level 8). The level is set for different 
channel length values and accounts for various effect. These effects are short channel 
effects, gate leakage (tunneling), noise calculations, and temperature. The current express 
by Equations 1, 2, and 4 in chapter 2. These are recommended for MOSFETs with gate 
lengths of 10 µm or more. For example Equation 18 shows Level 6 IDS equation.  
Ids = β {(Vgs– Vbi–
η ∗  Vde
2
) Vde–
2 
3
γ[( PHI + Vde + Vsb)
2
3– ( PHI + Vsb)
2
3 ]}  18 
Where : 
Weff , Leff. , 𝜇,  and γ are as defined in chapter 2, and β = COX ∗ 𝜇𝑒𝑓𝑓
Weff
Leff
   
Vbi is built-in voltage and defined as: Vbi  = Vfb + PHI. 
Vde = min(Vds,Vdsat). 
η= 1+ Narrow-Width-Effect(NWE) /Weff , (Weff inµm) 
The Level 1 ( First Generation Model ) can be used for n-SWS-FET for 1-10 µm 
channel length by adding a correction function f(VGS), Table 14 shows the correction 
function f(VGS)  which is obtained by plotting  the ratio of IDS-LEVEL7/ IDS-LEVEL1 and then 
   
32 
 
using the best fitting polynomial. IDS equations are modified using correction function 
f(VGS) as IDS modified for n-MOSFET and n-SWS-FETs. This appropriate has provided   a 
good results to develop SWS-FET to Level 7 (Third Generation Model) equation. 
IDS−Modified(Linear) =  IDS(Linear) ∗ f(VGS)Linear  
IDS−Modified(Saturation) =  IDS(Saturation) ∗ f(VGS)Saturation       
FET (19) 
IDS−W1−Modified(Linear) =  IDS−W1(Linear) ∗ f(VGS)Linear  
IDS−W1−Modified(Saturation) =  IDS−W1(Saturation) ∗ f(VGS)Saturation       
Well-1 
SWS 
(20) 
IDS−W2−Modified(Linear) =  IDS−W2(Linear) ∗ f(VGS)Linear  
IDS−W2−Modified(Saturation) =  IDS−W2(Saturation) ∗ f(VGS)Saturation 
Well-2 
SWS 
(21) 
Table 14.  The correction function f(VGS) for the different channel length. X=VGS  
Length f(VGS) Weak inversion f(VGS) Saturation f(VGS) Linear 
20 nm 0.0006x-6e-6 -0.256x3+0.533x2-0.32x+0.06 -0.012x2+0.028x+0.001  
50 nm 0.0005x – 5e-5 -0.13x3+0.281x2-0.17x+0.033 -0.099x2+ 0.02x  0.003 
0.5 µm 0.0349x - 0.0074 +0.368x3-2.224x2+4.29x- 2.28 +0.01x2-0.130x+ 0.557 
1 µm 0.0037x - 0.0011 +0.063x3-0.56x2+1.59x-1.175 +0.004x2- 0.069x+ 0.46 
The compression between IDS Level 1 & 7 (by Cadence) is shown in Figures 32 A 
and B. The same current compression after adding the correction function f(VGS) is shown 
Figure 33 A and B. 
 
Figure 32A. IDS Level 1(- -) and Level 7(—) for L=1µm n-MOSFET. 
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Figure 32B. IDS Level 1(- -) and Level 7(—) for L=20 nm n-MOSFET. 
 
Figure 33A. IDS modified level 1(- -) and level 7(—) for L=1 µm  n-MOSFET. 
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Figure 33B. IDS modified level 1(- -) and level 7(—) for L=20 nm n-MOSFET. 
3-2 Transistors Model of BSIM SWS-FET 
Figure 34 shows Two Transistors (2-T) model of twin-drain n-SWS-FET. This circuit 
has two BSIM transistors T1 and T2, simulating Well-1 and Well-2 by two transistors 
respectively. 
 
Figure 34. BSIM twin-drain SWS-FET model circuit. 
   
35 
 
The transistors T1 and T2 have of values of threshold voltages Vth1 and Vth2. However, 
the threshold voltage of lower well (W2) transistor (T2) is adjust by α (Vdth2= α + Vth2).  
The matching parameter (α) changes as a function of gate voltage. This can be done by 
using the analog behavioral model (ABM), which first computes the matching parameter 
(α) and subtracts it from the value of VGS2. The equivalent gate voltage is (VGS2 -α) for T2. 
Figure 35A shows the simulation of the equivalent gate (VGS2 – α) as a function of the 
gate (VGS2), this is an approximation to model SWS-FET with the following consideration: 
 As the two transistors are connected in parallel, this results in the total gate oxide 
capacitance to be doubled. The actual SWS-FET gate capacitance is obtained by 
divided the 2-T capacitance by 2. 
 The gate oxide capacitance for upper well W1 need to be modified as 
1-
2
2
2
2
1
1
1
1
1 )(








 
barrierl
barrier
well
well
barrierl
barrier
well
wellox
WOX
tttttox
C

[8-10]. 
 The effective gate to source voltage of T2 is adjusted by α instead of the threshold 
voltage (Vdth2=Vth2 + α). 
The advantage of using BSIM models is that they can scale to 45 nm and 25 nm 
with capturing the latest technology advances [11-12]. This approach can capture the basic 
SWS-FET behavior.  
 
Figure 35A. The simulation of L=1um twin-drain n-SWS-FET (VGS2 – α) of W2. 
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Figure 35B shows Cadence simulation of the lower well is on (IDS-W2 >0) if VGS – 
α > Vth2 or VGS > Vth2 + α, this occurs when VGS- α =VTH2. And upper well is no (IDS-W2 >0) 
when VGS > Vth1 as conventional n-MOSFET. The model parameters are same as Table 9 
with VDD=5V, VTH1=0.9V, VUL=0.85V, VTH2=0.8V, L=1, W1=2um, and W2=5um. 
 
Figure 35B. The simulation of L=1 µm twin-drain n-SWS-FET  
IDS W1 (top) and W2 (bottom). 
Figures 36 and 37 show Cadence simulation of IDS-W1&2 versus VGS of 1um and 
20nm twin-drain n-SWS-FET, respectively. 
The twin-drain 20 nm channel length n-SWS-FET model have 230-parameters 
obtained using modeled BSIM4.6.0 level 7 Third Generation Model. The major parameters 
are (VDD=1 V, VTH1=0.3 V, VUL=0.25 V, VTH2=0.2 V, L=20 nm, W1=40nm, and 
W2=100nm) the full model parameters are shown in Appendix A.  This 20 nm devices 
deliver small drain currents as the width for the upper and lower wells are set to minimum 
(2L and 5L). Increasing the wells width will enhance the current value. 
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Figure 36. BSIM-2T twin-drain 1µm n-SWS-FET modeled IDS-W2(- -) & IDS-W1(―). 
 
Figure 37. BSIM-2T twin-drain 20nm n-SWS-FET modeled IDS-W2(- -)& IDS-W1(―). 
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3-3 BSIM -Equivalent Circuit (BSIM-EC) for SWS-FET   
The switching of n-MOSFET can be performed using the small and large -signal π 
models equivalent circuit at high frequencies. This is shown in Figure 38 [14-17]. The same 
is used for low frequency without account for terminal capacitances [18-19]. 
 
 Figure 38. MOSFET Small and Large Signal Model. 
The twin-drain n-SWS-FET can be modeled by using two BSIM equivalent circuits 
(BSIM-EC) as shown in Figure 39. ABM blocks are used to obtain the currents in different 
wells and nonlinear capacitances. The resistances (RG, RD, and RS) will be calculated based 
on device geometry [11, 17, 19-20], IDS1 and IDS2 are obtained by extracting from BSIM 
Level 7 transistor models (using Equations 20 and 21), the currents model use nonlinear 
independent current sources. The capacitances (CGB, CGD1, CGS1, CGD2, CGS2, CBD and CBS) 
are obtained from Meyer’s capacitance model [21-22]. These are nonlinear capacitors [23], 
where CGDO and CGSO are the overlap capacitors. 
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Figure 39. The model of the twin-drain SWS-FET by BSIM-EC. 
Figures 40 and 41 show Cadence simulation of IDS-W1&2 versus VGS of 1µm and 
20nm twin-drain n-SWS-FET, respectively. The model capacitors are listed in Table 15 
and Figures 42 and 43. 
Table 15.  The twin-drain n-SWS-FET capacitors (10-15 Farad) model.  
L 
W1 OFF OFF Sat. Sat. linear 
W2 OFF Sat OFF 
 
CGB 
COXL*W2 
+ CGBOV 
CGBOV= COX*Wd*L 
CGS 
CGSOV = 
COX*Ld*W1 
0.6COXL*W
2  + CGSOV 
0.6COXL*W1 + 
0.6COXL*W2+CGSOV 
0.6COXL*W1
+ CGSOV 
0.5COXL*W1
+ CGSOV 
CGD1 CGDOV = COX*Ld*W1 
0.5COXL*W1
+ CGDOV 
CGD2 0 
CSB 
CJ ∗ AS
(1 + V𝑆𝐵/PB)MJ
+
CJSW ∗ PS
(1 + V𝑆𝐵/PB)MJSW
 , NoteV𝑆𝐵 = 0V 
CDB 
CJ ∗ AS
(1 + V𝐷1𝐵/PB)MJ
+
CJSW ∗ PS
(1 + V𝐷1𝐵/PB)MJSW
 , Note V𝐷1𝐵 = V𝐷𝐷 
1
u
m
 
CGB 6.875 0.74 
CGS 0.650 5.662 7.57 2.554 0.650 
CGD1 0.650 2.08 
CGD2 0 
CSB 4.89 ,Note VSB=0V 
CDB 1.525 ,Note VD1B=VDD=5V 
2
0
n
m
 
CGB 21.17E-3 0.450E-3 
CGS 18.69E-3 39.41E-3 46.31E-3 25.60E-3 23.87E-3 
CGD1 18.69E-3 23.87E-3 
CGD2 0 
CSB 82.62E-3,Note VSB=0V 
CDB 065.58E-3 ,Note VD1B=VDD=1V 
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Figure 40. BSIM-EC twin-drain 1um n-SWS-FET modeled IDS-W2(- -) & IDS-W1(―). 
 
Figure 41.BSIM-EC twin-drain 20nm n-SWS-FET modeled IDS-W2(- -) & IDS-W1(―). 
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Figure 42. BSIM-EC twin-drain 1 µm n-SWS-FET capacitors (Farad) model. 
 
Figure 43. BSIM-EC twin-drain 20nm n-SWS-FET capacitors (Farad) model. 
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3-4 Integration between BSIM Transistor and BSIM Equivalent Circuit for SWS-FET  
The circuit is an integration between both circuit BSIM Transistor and HF Small 
Signal Model, the Well-1 is represented by BSIM transistor T1 and Well-2is implemented 
by the BSIM HF Small Signal model as shown in Figure 44. This circuit provides the 
accurate modeling of SRAM SWS-FET (showing in Figure xxx chapter 4). Figure 45 A 
and B show 1 µm and 20 nm channel length n-SWS-FET device, respectively 
 
Figure 44. n-SWS model by BSIM transistor & equivalent circuit (BSIM 1T&EC). 
 
Figure 45A. BSIM-1T&EC L=1µm n-SWS-FE [ IDS-W2 (- -),IDS-W1(―)]. 
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Figure 45B. BSIM-1T&EC L=20nm n-SWS-FE [ IDS-W2 (- -),IDS-W1(―)]. 
3-5 The Transconductances (gm) Simulations. 
The circuit in Figure 46 is used to measure gm in SWS-FET model. The calculations 
of gm are performed for Well-1 and 2 as shown in Figure 47 (1um n-SWS-FET) and Figure 
48 (20m n-SWS-FET). The figures show gm for W2 have the same switching functionality 
as the drain current in W2 and gm for upper W1 are similar to a conventional n-MOSFET. 
 
Figure 46. The circuit for evaluating gm for the twin-drain n-SWS-FET. 
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Figure 47. The twin-drain 1 µm n-WS-FET,  
gm-W2 (left) and gm-W1 (right).[Unit A/V]. 
 
Figure 48. The twin-drain 20nm n-WS-FET,  
gm-W2 (top) and gm-W1 (bottom).[Unit A/V]. 
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4 SWS-FET APPLICATIONS 
4-1 Logic Gates Circuit Using n-SWS-FET  
Complementary MOS (CMOS) uses PMOS and NMOS transistors to implement 
any Boolean functions [14]. This section shows the design possibilities of logic gates using 
only n-SWS-FETs. The truth table for the various logic gates is presented in Table 16.  
The Inverter design uses two n-SWS-FETs [1] is shown in Figure 49A. When the 
input VIN is 0, the lower wells SWS 1 and 2 are in the conducting mode whereas D2 of 
SWS1 connects the output to VDD (logic 1). As VIN is changed to 1, the upper wells of SWS 
1 and 2 are in the conducting mode where D1 of SWS 2 connects the output to ground 
(logic 0). Figure 49B shows the conducting paths (green lines) of each gate input [24].  
 
Figure 49A. n-SWS-FET 
Inverter. 
 
Figure 49B. Operation in n- SWS-FET 
Inverter 
Table 16.  The truth table for the implemented logic gates. 
INPUT1 
𝐴 
INPUT2 
𝐵 
INVERTER 
?̅? 
NAND 
𝐴. 𝐵̅̅ ̅̅ ̅ 
NOR 
𝐴 + 𝐵̅̅ ̅̅ ̅̅ ̅̅  
XOR 
𝐴 ⊕ 𝐵 = 
?̅?. 𝐵 + 𝐴. ?̅? 
XNOR 
𝐴⨀𝐵 = 
𝐴. 𝐵̅̅ ̅̅ ̅ + 𝐴. 𝐵 
0 0 1 1 1 0 1 
0 1 1 1 0 1 0 
1 0 0 1 0 1 0 
1 1 0 0 0 0 1 
No. of CMOS 
transistors needed 
1-PMOS 
1-NMOS 
2-PMOS 
2-NMOS 
2-PMOS 
2-NMOS 
16T By 4-
NAND 
16T By 4-
NOR 
8T by  Transmission Gate 
[25],[26] 
No. of  SWS-FET 
transistors 
2 3 3 6 4 
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n-SWS-FET NAND logic gates can be realized simply by inverting one input and 
supply it to n-SWS-FET well 1, the well 2 is connected to VDD. Figure 49C shows the 
NAND circuit and simulation result. Also, n-SWS-FET AND are made by adding other 
inverter to n-SWS-FET NAND [24]. 
 
 
Figure 49C. Two input n-SWS-FET NAND (top) and NOR (bottom) circuit  
n-SWS-FET NOR gate design includes one SWS inverter and one n-SWS-FET in 
twin-source configuration shown in Figure 49C, meanwhile OR circuit is inverted of NOR. 
Figure 49D shows the XNOR circuit has four n-SWS-FETs that perform the 
function of XNOR and XOR performs by XNOR with one more SWS- Inverter [24].  [24].  
   
 
Figure 49D. Two input n-SWS-FET XNOR and XOR circuits 
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Figure 50 shows the circuit designs of inverter, NAND, NOR and XNOR gates 
using SWS-FETs. Based on truth table the conducting paths of each gate are marked in red 
dotted lines 
 
Figure 50. n-SWS-FET logics circuits. 
* The circuits of NOT, NAND and NOR established by Jain et al. [1,24]. 
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4-2 Memories Circuit Using n-SWS-FET 
4-2-1 D Latch Flip Flop (One Bit Delay) Using n-SWS-FET 
Four SWS-NAND gates are used to perform function of D Latch Flip flop which is 
also called One Bit Delay. Figure 51 presents the schematic circuit of the D Latch flip flop 
and Table 17 shows the truth Table [27].  
 
Figure 51. SWS-D Latch Flip Flop circuit. 
Table 17.  The D Latch flip flop truth table.  
INPUT CK INPUT D OUTPUT Q OUTPUT Q-BAR 
0 0 keep state keep state 
0 1 keep state keep state 
1 0 0 1 
1 1 1 0 
No. of CMOS transistors are 
needed 
4*2 PMOS + 4*2 NMOS= 8 PMOS + 8 NMOS 
=16 CMOS 
No. of  SWS-FET 
transistors are needed 
4*3 n-channel SWS-FET 
= 12  n-channel SWS-FET 
4-2-2 SWS-FET SRAM Circuits 
Conventional SRAM consists of two Conventional-Coupled COMS Inverter for the 
memory implementation. The 6T circuit has two coupled inverter and two n-MOSFET 
access transistors as shown in Figure 52A [28]. M1, M2, M3 and M4 transistors make a 
pair of inverters, connected in a loop. The other transistors M5 and M6 are used to control 
read and write. The 8T circuit of Figure 52B has two more n-MOSFET to prevent the data 
from being disturbed during a read operation [28], the truth table of the SRAM shown in 
Table 18. 
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Table 18.  Standard SRAM truth Table. 
Write signal Data signal Stored Data 
0 0 Same State 
0 1 Same State 
1 0 0 
1 1 1 
 
Figure 52A. CMOS SRAM 6T cell. 
 
Figure 52B. CMOS SRAM 8T cell. 
SRAM circuits using a signal SWS-FET (T3 in Figure 53A, T4 in Figure 53B) that 
were first developed by Jain et al [29-32].  The circuit of Figure 53A works like a 
conventional 6T circuit. The circuit of Figure 53B has two conventional access transistors 
n-MOSFET (TA5) and p-MOSFET (TA6) for the write operation and one n-MOSFET (TA7) 
for the read operation. This circuit is similar to CMOS using T8. In this circuit, SWS-FET 
(TSWS4) works as memory cell and the source S1 and S2 are connected to the power supply 
(VDD) and ground (GND) respectively. 
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For the write operation, cell is accessed by turning ON TA5 and turning OFF TA6. 
In this case the data is passed to gate of TSWS4 then to drain of TSWS4. When the write signal 
became low (disappear) TA5 turns OFF and TA6 turns ON, and this conduction provides a 
loop between TSWS4 drain, TA6 and TSWS4 gate. The loop lets the data to store. 
For the read operation TA7 turns ON and the stored data passes to the data line.  
 
Figure 53A.  T3 SWS-FET SRAM [32]. 
 
Figure 53B.  T4 SWS-FET SRAM [32]. 
Figures 54A and 54B show a modification of SRAM in Figures 53A and 53B 
respectively. The modification reduces the number of transistors by one in each circuit. 
Here, the access transistors TA5 and TA6 are replaced by one SWS-FET (TSWS2) to perform 
the writing operation [33]. 
  
Figure 54A. TM3 SWS-FET SRAM [32]. Figure 54B. TM4 SWS-FET SRAM [32]. 
Figure 55 illustrations the write-stored-read operations of modified SWS-FET 
SRAM circuit. For the write operation, cell is accessed by applying VDD to the gate of 
SWS2, this connects source 1 (S1) to drain (D) for SWS2. In this case the data is passed to 
gate of SWS1 then to drain of SWS1. When the write signal became low source 2 (S2) 
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connecting to drain (D), and this conduction provides a loop between SWS1 and SWS2 
which lets the data to store. 
 
Figure 55. The operations of modified SWS-FET SRAM circuit. 
4-3 Half-Adder Circuit Using SWS-FET. 
Figure 56 shows the one-bit Half-Adder circuit. The truth table of a one bit Half-
Adder is shown in Table 19. In CMOS Half-Adder the circuit has 22 transistors (16 for 
XOR plus 4 for NAND and 2 for NOT).  But the circuit for SWS-FET has 11 n-channel-
SWSFET transistors (6 transistors for XOR, 3 transistors for NAND and 2 for NOT) [24].  
Table 19.  the truth table for a half adder 
A B SUM=A XOR B CARRY= A AND B 
0 0 0 0 
0 1 1 0 
1 0 1 0 
1 1 0 1 
No. of CMOS transistors 22 T  16 T  4 for NAND+ 2 for NOT=6T 
No. of  SWS transistors  11 T  6 T  3 for NAND+ 2 for NOT=5T 
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Figure 56. The Half-Adder circuit. 
4-5 3-Bit Flash Analog-to-Digital Converter (ADC) Circuits Using SWS-FET. 
The design of 3-bit flash Analog-to-Digital Converter (ADC) using n-SWS-FETs 
is implemented in two different architectures [17, 39] as shown in Figure 57 and 58. In 
architecture I, one three-well n-SWS-FET is used to design a 3-bit ADC.  This architecture 
senses the current levels in different channels using 6 CMOS inverters. In the architecture 
II, the main idea is to change the threshold voltages of the two channels of the n-SWS-
FET by adding two different source voltages to the n-SWS-FET sources. This design has 
8 n-SWS-FETs and two CMOS current comparators. Both architectures I and II have a 
smaller device count than would be required to perform the ADC function implemented 
with a conventional CMOS circuit. The conventional circuit would need (23-1=7) 
Threshold Inverter Quantization (with different W/L) and more than 7 CMOS inverters to 
work as voltage comparator (7+7=14 n-MOSFET and 7+7=14 p-MOSFET) as shown in 
Figure 59. 
 
Figure 57. n-SWS-FET 3-Bit Flash 
ADC Architecture I. 
Figure 58. n-SWS-FET 3-Bit Flash 
ADC Architecture II 
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Figure 59. CMOS 3-Bit Flash ADC. 
A 3-bit ADC design integrating complementary SWS-FETs (e.g. a two-well n-
SWS-FET and p-SWS-FET) is shown in Figure 60. This design has 6 SWS-FET transistors 
(four n-SWS-FET and two p-SWS-FET). The circuit works as a voltage comparator.  
 
 Figure 60. 3-Bit Flash ADC comparator using n- and p- SWS-FET. 
In the ADC design, the outputs S1 to S5, selected by the magnitude of input analog 
signal applied, change between VDD or VSS (0).  This is provided by the switching 
properties of SWS-FETs. The S1-S5 outputs are fed to encoder. Figure 61 shows an encoder 
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circuit using n-SWS-FET gates. The SWS encoder is designed by 26 n SWS-FET. The 
same encoding circuit are implanted by 46 CMOS transistors (22 n-MOSFET and 22 p-
MOSFET) as shown in figure 62. The number of the FETs is reduced from 74 in 
conventional CMOS architecture to 32 using complementary SWS as showing in Table 20.  
 
Figure 61.  3-Bit ADC encoder using n-SWS-FET. 
 
Figure 62. 3-Bit ADC encoder CMOSFET 
Table 20.  The number of transistors for SWS-FET and CMOS. 
Circuit 
Reduction % 
1 −
𝑇𝑜𝑡𝑎𝑙𝑆𝑊𝑆 
𝑇𝑜𝑡𝑎𝑙𝐶𝑀𝑂𝑆
 
CMOS n- p- SWS-FET 
n-FET p-FET Total n-SWS-FET p-SWS-FET Total 
3-Bit ADC 
Comparator 
78.5% 14 14 28 4 2 6 
3-Bit ADC 
Encoder 
43.5% 23 23 46 26 0 26 
3-Bit ADC 56.7% 37 37 74 30 2 32 
G6
GATE NOR3 SWS
IN1
IN2 OUT
IN3
Number of n-SWS Transistors 17+7+2=26
S2
S5
3 Bit SWS Encoder
S1
B11and2
S5
S4
S4
S5
S3
B13
B14
B3 SWS 2
B2 SWS 7
B1 SWS 17
S2
G7
GATE NOT SWS
IN1 OUT
G11
GATE NOT SWS
IN1 OUT
G5
GATE NOT SWS
IN1 OUT
G3
GATE NAND SWS
IN1
IN2
OUT
G8
GATE NOT SWS
IN1 OUT
G10
GATE NOT SWS
IN1 OUTG4
GATE NOR SWS
IN1
IN2
OUT
G9
GATE NOR SWS
IN1
IN2
OUT B2
LSB_B1
B3
G1
GATE XNOR SWS
IN1
IN2
OUT
B1
B2
CH1
CH2
CH3
AND_ABM
4
5
6
AND_ABM
1
2
3
AND_ABM
1
2
3
OR4_ABM
1
2
5
3
4
AND_ABM
1
2
3
OR_ABM
1
2
3
CH2
CH6
Inv _CH4
LSB_B1
B3
CH4 B3
B2
INV_ABM
1 2
INV_ABM
1 2 Inv _CH4
INV_ABM
3 4
CH4
CH5
CH6
CH7
Number of n-MOS Transistors 17+6=23 and p-MOS 23, 46 CMOS
B1 nMOS 17 and pMOS 17
B3 nMOS 0 and pMOS 0
B2 nMOS 6 and pMOS 6
3-Bit Encoder CMOS
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5 SIMULATION OF LOGIC GATES, SRAM’S, AND ADC’S USING SWS-FET 
In this section, the performance of logic gates, half adder, D latch, SRAM, and 3-
Bit flash ADC circuits is investigated using Cadence-OrCAD CIS v16.5 simulator. BSIM-
Two-Transistors (BSIM-2T) model is used for the simulations of SWS-FET logic gates, 
SWS-FET Half-Adder and SWS-FET D latch, and 3-Bit flash ADC. SWS-FET SRAMs 
are simulated using BSIM Transistor and BSIM -Equivalent Circuit (BSIM-1T&EC).  
5-1 The simulation of Logic Gates Circuit Using n-SWS-FET  
Figure 63A illustrates the simulation of L=5 µm n-SWS-FET inverter (circuit in 
Figure 49A) and CMOS inverters. The top figure is the input of the inverts (COMS and 
SWS-FET), while the bottom is the outputs of the COMS inverter (dish line) and the output 
of SWS-FET inverter (solid line). The simulation shows the n-SWS-FET inverter has 
voltage drop when the input voltage is VDD which does not appear in CMOS because p-
MOSFET has low drop-out voltage when it is on. Where n-SWS- FET is n-channel 
transistor which has lower RDS when it is on. 
 
Figure 63A. The simulation of 5µm n-SWS-FET and CMOS inverter. 
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 In addition, the simulations of L=1 µm and 20 nm n-SWS-FET inverter are shown 
in Figures 63B and 63C, respectively. Table 21 shows the parameters of 5 µm, 1 µm, and 
20 nm inverter. 
 
Figure 63B. The simulation of 1 µm n-SWS-FET inverter. 
 
Figure 63C. The simulation of 20 nm n-SWS-FET inverter. 
Table 21.  The transistor parameters use in logic gate Inverter, NAND, NOR, XNOR 
Transistor 
Channel 
Length L 
Gate Width  
VDD V 
Vth  V 
VUL V 
W1 W2 VTH1 VTH2 
n-FET 5 µm 10 µm - 3 0.72 - - 
p-FET 1 µm 20 µm - 3 -0.91 - - 
n-SWS-FET 5 µm 10 µm 20 µm 3 0.8 0.6 0.72 
n-SWS-FET 1 µm 2 µm 4 µm 3 0.5 0.3 0.4 
n-SWS-FET 20 nm 40 nm 80 nm 1 0.1 0.2 0.15 
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The simulation of 5 µm, 1 µm, and 20 nm n-SWS-FET NAND logic is shown in 
Figure 64A.  It has two data inputs Vin1 and Vin2, the inputs are two squire pulse signal 
providing the four possible outputs of NAND gate. As expected, the output is low (0) when 
Vin1=Vin2=0, otherwise the output is high (≈ VDD), which is indicating a correct NAND 
function. The transient simulation was performed by making Vin2 run at 2*pulse- width 
of Vin1. This causes a rogue pulse when Vin1 rises and Vin2 falls. 
NAND L=5 µm 
 
NAND L=1 µm 
 
NAND L=20 nm 
 
Figure 64A. The simulation of 5 µm, 1 µm, and 20 nm n-SWS-FET NAND 
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Figure 64B presents the simulation of 5 µm, 1 µm, and 20 nm n-SWS-FET NOR.  
It has two data inputs Vin1 and Vin2, the inputs are two squire pulse signal providing the 
four possible outputs of NOR gate. As expected, the output is high (≈ VDD) when 
Vin1=Vin2=0, otherwise the output is low (0), which is a NOR gate.  
NOR L=5 µm 
 
NOR L=1 µm 
 
NOR L=20 nm 
 
Figure 64B. The simulation of 5 µm, 1 µm, and 20 nm n-SWS-FET NOR 
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n-SWS-FET (L=5 µm ) XNOR gate and XOR gate simulation are shown in Figure 
64C,  the  gate inputs are Vin1 and Vin2. As expected, when Vin1≠Vin2 XOR is high (≈ 
VDD) and XNOR is low (0), otherwise the output is low. The rogue pulse occurs for the 
reason in NAND gate. 
 
Figure 64C. The simulation of 5 µm n-SWS-FET XOR and XNOR 
The SWS-FET half-adder is presented in Figure 65. The half-adder binary inputs 
are V(A) and V(B). A sum of the binary input data is denoted by V(SUM) and a carry bit 
is indicated as V(CARRY). In the simulation, the sum is the XOR of the inputs and the 
carry is the AND of inputs which confirmed the functionally of half-adder circuit. The 
simulations of the SWS-FET half-adder circuit have been done at 5µm channel length.  
Figure 66 illustrates the simulation of L=5 µm D Latch circuit using CMOS and n-
SWS-FET. DATA and CLOCK are the inputs of circuit. The outputs of the COMS circuit 
and the SWS-FET circuit are identical, except that the SWS-FET circuit output has some 
rogue pulse, but it is sufficient to show that -SWS-FET circuit can be used to implement D 
Latch. 
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Figure 65. The simulation for n-SWS-FET-Half Adder 
 
 Figure 66. The simulation of CMOS and n-SWS-FET D Latch circuit 
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. 
5-2 The simulation of SRAM Using n-SWS-FET  
Figure 67 shows transient simulations of 6T-COMS SRAM, SWS-FET SRAM T3, 
and the modified SWS-FET SRAM (TM2) cells. The parameters of 5µm in Table 21 are 
used to simulate SRAM’s. The simulations of the COMS and SWS SRAM cells are 
identical. In case of Write input signal is on (=VDD), Stored Data signal flows Data input 
signal. When Write input signal is switched off (=0), the voltage stays at the storage node. 
The simulation result depicts the n-SWS-FET SRAM stored the data as expected. 
 
Figure 67. The simulation of SRAM. 
5-3 The Simulation of 3-Bit Flash ADC Using SWS-FET  
The three bit Analog-to-Digital (ADC) SWS-FET voltage detector/ compactor is 
shown in Figure 68 using 180nm process (see AppendixB). the SWS-FET compactor 
provide 8-different state for outputs signal S1-5 according the input signal as shown in 
Table 22.  Moreover, the simulation of SWS-FET and CMOS- TIQ comparators are shown 
in Figure 69. Table 22 shows the relation between of SWS-FET and CMOS- TIQ output.  
Table 22.  The compactors output CMOS- TIQ (Out 1-7) and SWS-FET (S1-5). 
Vin [0,1/8] [1/8,2/8] [2/8,3/8] [3/8,4/8] [4/8,5/8] [5/8,6/8] [6/8,7/8] [7/8,8/8] 
TIQ output ALL 0 Out1 VDD Out2 VDD Out3 VDD Out4 VDD Out5 VDD Out6 VDD Out7 VDD 
S1 0 VDD VDD 0 0 0 0 0 
S2 0 0 VDD VDD 0 0 0 0 
S3 VDD VDD VDD VDD 0 0 0 0 
S4 0 0 0 Floating=0 Floating=0 VDD VDD Floating=0 
S5 VDD VDD VDD VDD VDD VDD Floating=0 Floating=0 
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Figure 68. SWS (S1-5) compactors output. 
 
Figure 69. SWS (solid) and CMOS (dished) compactors output. 
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The simulation of 3-Bit SWS-FET encoder (LSB-B1 least-significant-bit, B2 
second bit, and B3 most significant-bit) is shown in Figure 70. In addition Figure 71 shows 
the simulation of 3-Bit CMOS encoder. The outputs of both encoders (SWS-FET and 
CMOS) are identical and responding in the same time. 
 
Figure 70. SWS (solid) and CMOS (dished) compactors output. 
 
Figure 71. SWS (solid) and CMOS (dished) compactors output. 
 
   
64 
 
The Equation 22 is used to generate DAC. The DAC simulation of C-SWS-FET, 
CMOS, and Ideal DAC is shown in Figure 72. The DAC simulation show that 3-bit ADC 
based on C-SWS-FET design works as expected. 
DAC=MSB/2+2nd Bit/4+LSB/8 (22) 
 
Figure 72. The DAC simulation of C-SWS-FET, CMOS, and ideal DAC. 
The simulation of a 3-Bit DAC based on C-SWS-FET is shown in Figure 73 (at 10 
MHz input) and Figure 74 (at 100 MHz input). The simulations have the expected result. 
 
Figure 73. SWS-FET 3 Bit ADC input (red) and output (green) at 10 MHz 
 
Figure 74. SWS-FET 3 Bit ADC input (red) and output (green) at 100 MHz 
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 The total delay of LSB 3- bit flash ADC is shown in Figure 75, the CMOS circuit 
has 1ns delay, where C-SWS-FET circuit has 1.4ns delay. 
 
Figure 75 LSB Delay for 1 MHz ramp input. 
Finally, the simulations of SWS-FET logic gates, Half-Adder, D Latch SRAMs, 
and ADC show the circuit work as conventional CMOS circuit and the truth tables with 
fewer number of transistors as shown in Figure 76.  
 
Figure 76. The number of transistors between CMOS and SWSFET technology. 
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6-CONCLUSION 
This dissertation presents the modeling of the Spatial Wavefunction Switched 
Field-Effect Transistors (SWS-FETs). We have used Cadence simulator using models of 
BSIM 3v3 for 1 µm, BSIM 4.6 for 20 nm, and EKV v301.01 for 180 nm. 
Using the two wells n-channel SWSFETs, we have been able to design compact 
circuits and power efficient NOT, NAND, NOR, XOR, and & XNOR gates, the transient 
simulations were done in order to verify the gates functionality and logical agreements. 
The total number of the FETs is reduced by 25% for NAND-NOR and %75 for XOR-
XNOR. Furthermore, the one bit Half-adder circuit is simulated using n-SW-SFET 
AND/XOR. Also the D Latch circuit is simulated using four n-SW-SFET NAND. 
In addition, we have design two compact power efficient circuits of SRAM (TM2 
and TM3). The SRAM TM2 circuit has two n-SWS-FET, the SRAM TM3 circuit has two 
n-SWS-FET and one n-MOSFET. The transient simulations present to verify the 
functionality of The SRAM circuits and both circuits offer the write and the read operation 
as standard CMOS 6T and 8T SRAMs. This makes the savings as 60% for implementing 
SRAM cell using SWS-FETs. 
Finally, we have demonstrated 3-bit Analog-to-Digital Converter based on two 
quantum well channel complementary SWS-FETs with 180 nm channel length. The 
number of the FETs is reduced from 74 in conventional CMOS architecture to 32 using 
complementary SWS-FETs. This reduces cell area and power dissipation, making SWS-
FET a promising technology for analog applications. 
Future Work 
SWSFET model was made to verify the functionality of device in several VLSI logic and 
circuits. The quantum simulation of the unconnected device have presented to confirm the 
switching. The most interesting dimension of these SWSFETs is the multi-valued logic but 
there are several challenges pertinent to fabrication in sub nm regime and realization of 
these circuits.  
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APPENDIX A: BSIM MODELS 
1µm n-MOSFET  
 
.MODEL  1umn  NMOS  (LEVEL=7 
+VERSION=3.1 CAPMOD=2 MOBMOD=1 
+TOX=2E-8 XJ=1.84E-7 NCH=1E17 NSUB=1E17 XT=8.66E-8 
+VTH0=0.858 U0= 650 WINT=0.81E-7 LINT=0.5E-7 
+NGATE=5E20 RSH=1082 JS=1.E-8 JSW=1E-8 CJ=0.32E-4 MJ=0.64 PB=0.757 
+CJSW=0.26E-10 MJSW=0.5 PBSW=0.757 PCLM=5 
+CGSO=0.354E-10 CGDO=0.354E-10 CGBO=0.45E-10) 
 
0.5µm n-MOSFET  
 
******  AMI 0.5u bsim3 data 
** N8BN AMI 0.5U run data SPICE BSIM3 VERSION 3.1 (HSPICE Level 49) PARAMETERS 
* DATE: Jan 25/99 
* LOT: n8bn                  WAF: 03 
* Temperature_parameters=Default 
.MODEL AM05L7N NMOS (                                LEVEL   = 7 
+                         TNOM    = 27             TOX     = 1.41E-8 
+XJ      = 1.5E-7         NCH     = 1.7E17         VTH0    = 0.7086 
+K1      = 0.8354582      K2      = -0.088431      K3      = 41.4403818 
+K3B     = -14            W0      = 6.480766E-7    NLX     = 1E-10 
+DVT0W   = 0              DVT1W   = 5.3E6          DVT2W   = -0.032 
+DVT0    = 3.6139113      DVT1    = 0.3795745      DVT2    = -0.1399976 
+U0      = 533.6953445    UA      = 7.558023E-10   UB      = 1.181167E-18 
+UC      = 2.582756E-11   VSAT    = 1.300981E5     A0      = 0.5292985 
+AGS     = 0.1463715      B0      = 1.283336E-6    B1      = 1.408099E-6 
+KETA    = -0.0173166     A1      = 0              A2      = 1 
+RDSW    = 2.268366E3     PRWG    = -1E-3          PRWB    = 6.320549E-5 
+WR      = 1              WINT    = 2.043512E-7    LINT    = 3.034496E-8 
* +XL      = 0              XW      = 0 
+ DWG     = -1.446149E-8 
+DWB     = 2.077539E-8    VOFF    = -0.1137226     NFACTOR = 1.2880596 
+CIT     = 0              CDSC    = 1.506004E-4    CDSCD   = 0 
+CDSCB   = 0              ETA0    = 3.815372E-4    ETAB    = -1.029178E-3 
+DSUB    = 2.173055E-4    PCLM    = 0.6171774      PDIBLC1 = 0.185986 
+PDIBLC2 = 3.473187E-3    PDIBLCB = -1E-3          DROUT   = 0.4037723 
+PSCBE1  = 5.998012E9     PSCBE2  = 3.788068E-8    PVAG    = 0.012927 
+DELTA   = 0.01           MOBMOD  = 1              PRT     = 0 
+UTE     = -1.5           KT1     = -0.11          KT1L    = 0 
+KT2     = 0.022          UA1     = 4.31E-9        UB1     = -7.61E-18 
+UC1     = -5.6E-11       AT      = 3.3E4          WL      = 0 
+WLN     = 1              WW      = 0              WWN     = 1 
+WWL     = 0              LL      = 0              LLN     = 1 
+LW      = 0              LWN     = 1              LWL     = 0 
+CAPMOD  = 2              XPART   = 0.4            CGDO    = 1.99E-10 
+CGSO    = 1.99E-10       CGBO    = 0              CJ      = 4.233802E-4 
+PB      = 0.9899238      MJ      = 0.4495859      CJSW    = 3.825632E-10 
+PBSW    = 0.1082556      MJSW    = 0.1083618      PVTH0   = 0.0212852 
+PRDSW   = -16.1546703    PK2     = 0.0253069      WKETA   = 0.0188633 
+LKETA   = 0.0204965       ) 
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50nm n-MOSFET 
 
.model BSIM50nmN nmos level = 8     
*+Lambda={lam} 
+vth0=0.22 
+binunit = 1 paramchk= 1 mobmod = 0     
+capmod = 2 igcmod = 1 igbmod = 1 geomod = 1     
+diomod = 1 rdsmod = 0 rbodymod= 1 rgatemod= 1     
+permod = 1  acnqsmod= 0 trnqsmod= 0  
+tnom = 27  toxe = 1.4e-009 toxp =1.4e-009 toxm = 1.4e-009 
+epsrox = 3.9  wint = 5e-009 lint = 1.2e-009  
*+II =0   
+wl =0 lln =1  
*+win = 1 
+lw =0  ww =0  
*Iwn = 1  
+wwn = 1 
+lwl = 0  wwl = 0 xpart = 0 toxref = 1.4e-009 
+vth0 = 0.25  k1 = 0.35 k2 = 0.05 k3 =0 
+k3b = 0   
*+wO = 2.5e-006  
*+dvtO = 2.8 +dvtl = 0.52 +dvt2 = -0.032  dvtOw = 0 dvtlw =0 dvt2w =0 
+dsub = 2  minv = 0.05 voffl =0  
*+dvtpO = 1e-007 
+dvtp1 = 0.05   
*IpeO = 5.75e-008 +Ipeb =2.3e-010  
+xj = 2e-008 
+NSUB=1e17  
+ngate = 5e020  ndep =2.8e+018 nsd =1e+020 phin = 0 
+cdsc = 0.0002  cdscb = 0 cdscd = 0 cit =0 
+voff =-0.15  nfactor = 1.2  
*+etaO =0.15 
+etab = 0 
+vfb = -0.55  u0 = 320 ua =1.6e-010 ub =1.1e-017 
+uc =-3e-011  vsat =1.1e+005  
*+aO =2  
+ags = 1e-020 
+a1 =0  a2 =1  
*+bO =-1e-020  
+b1 =0 
+keta = 0.04  dwg = 0 dwb =0 pclm =0.18 
*+pdibld = 0.028   
+pdiblc2 = 0.022 pdiblcb = -0.005 drout =0.45 
+pvag = 1e-020  delta =0.01  
*+pscbel = 8.14e+8  
+pscbe2 =1e-007 
+fprout =0.2  pdits = 0.2 pditsd =0.23 pditsl =2.3e+006 
+rsh = 3  rdsw = 150 rsw = 150 rdw =150 
+rdswmin = 0  rdwmin = 0 rswmin = 0 prwg = 0 
+prwb = 6.8e-011  wr =1  
*+alphaO =0.074 
*+alphal =0.005 
+beta0 =30  agidl =0.0002 bgidl =2.1e+009 cgidl =0.0002 
+egidl =0.8     
+aigbacc = 0.012  bigbacc = 0.0028 cigbacc = 0.002  
+nigbacc = 1  aigbinv = 0.014 bigbinv = 0.004 cigbinv = 0.004 
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+eigbinv= 1.1  nigbinv = 3 aigc =0.017 bigc = 0.0028 
+cigc = 0.002  aigsd =0.017 bigsd =0.0028 cigsd =0.002 
+nigc = 1  poxedge = 1 pigcd = 1 ntox = 1 
+xrcrg1 = 12  xrcrg2 = 5   
+cgso =6.238e-010  cgdo =6.238e-010 cgbo =2.56e-011 cgdl = 2.495e-10 
+cgsl = 2.495e-10  ckappas = 0.02 ckappad = 0.02 acde = 1 
+moin = 15  noff = 0.9 voffcv =0.02  
+kt1 = -0.21   
*+ktll =0.0  
+kt2 = -0.042 ute =-1.5 
+ua1 = 1e-009  ub1 =-3.5e-019 uc1 =0 prt =0 
+at = 53000     
+fnoimod = 1  tnoimod = 0   
+jss = 0.0001  jsws =1e-011 jswgs = 1e-010 njs = 1 
+ijthsfwd= 0.01  ijthsrev= 0.001 bvs = 10 xjbvs = 1 
+jsd = 0.0001  jswd =1e-011 jswgd = 1e-010 njd =1 
+ijthdfwd= 0.01  ijthdrev= 0.001 bvd =10 xjbvd = 1 
+pbs =1  cjs = 0.0005 mjs = 0.5 pbsws = 1 
+cjsws =5e-010  mjsws = 0.33 pbswgs = 1 cjswgs = 3e-010 
+mjswgs = 0.33  pbd =1 cjd = 0.0005 mjd = 0.5 
+pbswd = 1  cjswd =5e-010 mjswd = 0.33 pbswgd = 1 
+cjswgd = 5e-010  mjswgd = 0.33 tpb = 0.005 tcj = 0.001 
+tpbsw =0.005  tcjsw = 0.001 tpbswg =0.005 tcjswg =0.001 
+xtis = 3  xtid = 3   
+dmcg =0e-006 dmci =0e-006 dmdg = 0e-006 dmcgt = 0e-007     
+dwj= 0.0e-008  xgw = 0e-007 xgl= 0e-008  
+rshg= 0.4  gbmin = 1e-010 rbpb= 5 rbpd = 15 
+rbps= 15  rbdb = 15 rbsb= 15 ngcon =1 
 
20nm n-MOSFET 
 
.MODEL  20nmn  NMOS  LEVEL = 8 
+VERSION = 4.6.0        BINUNIT = 1            PARAMCHK= 1            MOBMOD  = 0           
+CAPMOD  = 2            IGCMOD  = 1            IGBMOD  = 1            GEOMOD  = 1           
+DIOMOD  = 1            RDSMOD  = 0            RBODYMOD= 0            RGATEMOD= 1           
+PERMOD  = 1            ACNQSMOD= 0            TRNQSMOD= 0             
*TEMPMOD = 0 
+TNOM    = 27           TOXE    = 1.8E-009     TOXP    = 10E-010      TOXM    = 1.8E-009    
+DTOX    = 8E-10        EPSROX  = 3.9          WINT    = 5E-009       LINT    = 1E-009    
+LL      = 0            WL      = 0            LLN     = 1            WLN     = 1           
+LW      = 0            WW      = 0            LWN     = 1            WWN     = 1           
+LWL     = 0            WWL     = 0            XPART   = 0            TOXREF  = 1.4E-009    
*+SAREF   = 5E-6          
*+SBREF   = 5E-6         
*+WLOD    = 2E-6          
*+KU0     = -4E-6 
*+KVSAT   = 0.2          KVTH0   = -2E-8        TKU0    = 0.0          LLODKU0 = 1.1  
*+WLODKU0 = 1.1          LLODVTH = 1.0          WLODVTH = 1.0        LKU0    = 1E-6   
*+WKU0  = 1E-6   PKU0    = 0.0          LKVTH0  = 1.1E-6       WKVTH0  = 1.1E-6    
*+PKVTH0  = 0.0   STK2    = 0.0          LODK2   = 1.0          STETA0  = 0.0   
*+LODETA0 = 1.0   
+LAMBDA  = 4E-10 
+VSAT    = 1.1E+005      
*+VTL  = 2.0E5  XN = 6.0         LC      = 5E-9  
*+RNOIA   = 0.577  RNOIB   = 0.37 
*+LINTNOI = 1E-009 
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*+TVOFF  = 0.0  TVFBSDOFF = 0.0 
+VTH0    = 0.2          
+K1      = 0.35         K2      = 0.05         K3      = 0           
+K3B     = 0            W0      = 2.5E-006     DVT0    = 1.8          DVT1    = 0.52        
+DVT2    = -0.032       DVT0W   = 0            DVT1W   = 0            DVT2W   = 0           
+DSUB    = 2            MINV    = 0.05         VOFFL   = 0            DVTP0   = 1E-007      
+DVTP1   = 0.05         LPE0    = 5.75E-008    LPEB    = 2.3E-010     XJ      = 2E-008      
+NGATE   = 5E+020       NDEP    = 2.8E+018     NSD     = 1E+020       PHIN    = 0           
+CDSC    = 0.0002       CDSCB   = 0            CDSCD   = 0            CIT     = 0           
+VOFF    = -0.15        NFACTOR = 1.2          ETA0    = 0.05         ETAB    = 0           
+UC      = -3E-011       
+VFB     = -0.55        U0      = 0.032        UA      = 5.0E-011     UB      = 3.5E-018    
+A0      = 2            AGS     = 1E-020      
+A1      = 0            A2      = 1            B0      = -1E-020      B1      = 0           
+KETA    = 0.04         DWG     = 0            DWB     = 0            PCLM    = 0.08       
+PDIBLC1 = 0.028        PDIBLC2 = 0.022        PDIBLCB = -0.005       DROUT   = 0.45        
+PVAG    = 1E-020       DELTA   = 0.01         PSCBE1  = 8.14E+008    PSCBE2  = 5E-008      
+FPROUT  = 0.2          PDITS   = 0.2          PDITSD  = 0.23         PDITSL  = 2.3E+006    
+RSH     = 0            RDSW    = 50           RSW     = 50           RDW     = 50         
+RDSWMIN = 0            RDWMIN  = 0            RSWMIN  = 0            PRWG    = 0           
+PRWB    = 6.8E-011     WR      = 1            ALPHA0  = 0.074        ALPHA1  = 0.005       
+BETA0   = 30           AGIDL   = 0.0001       BGIDL   = 2.1E+009     CGIDL   = 0.0001      
+EGIDL   = 0.8           
*+AGISL   = 0.0002       BGISL   = 2.1E+009     CGISL   = 0.0002 
*+EGISL   = 0.8 
+AIGBACC = 0.012        BIGBACC = 0.0028       CIGBACC = 0.002 
+NIGBACC = 1            AIGBINV = 0.014        BIGBINV = 0.004        CIGBINV = 0.004 
+EIGBINV = 1.1          NIGBINV = 3            AIGC    = 0.012        BIGC    = 0.0028 
+CIGC    = 0.002         
*+AIGS    = 0.012        BIGS    = 0.0028       CIGS    = 0.002 
+NIGC    = 1            POXEDGE = 1            PIGCD   = 1            NTOX    = 1 
*+AIGD = 0.01  BIGD = 0.003        CIGD    = 0.0015  
+XRCRG1  = 12           XRCRG2  = 5           
+CGSO    = 6.238E-010   CGDO    = 6.238E-010   CGBO    = 2.56E-011    CGDL    = 2.495E-10      
+CGSL    = 2.495E-10    CKAPPAS = 0.03         CKAPPAD = 0.03         ACDE    = 1           
+MOIN    = 15           NOFF    = 0.9          VOFFCV  = 0.02        
+KT1     = -0.37        KT1L    = 0.0           KT2     = -0.042       UTE     = -1.5 
+UA1     = 1E-009       UB1     = -3.5E-019     UC1     = 0            PRT     = 0 
+AT      = 53000 
+FNOIMOD = 1            TNOIMOD = 0           
+JSS     = 0.0001       JSWS    = 1E-011       JSWGS   = 1E-010       NJS     = 1           
+IJTHSFWD= 0.01         IJTHSREV= 0.001        BVS     = 10           XJBVS   = 1           
+JSD     = 0.0001       JSWD    = 1E-011       JSWGD   = 1E-010       NJD     = 1           
+IJTHDFWD= 0.01         IJTHDREV= 0.001        BVD     = 10           XJBVD   = 1           
+PBS     = 1            CJS     = 0.0005       MJS     = 0.5          PBSWS   = 1           
+CJSWS   = 5E-010       MJSWS   = 0.33         PBSWGS  = 1            CJSWGS  = 3E-010      
+MJSWGS  = 0.33         PBD     = 1            CJD     = 0.0005       MJD     = 0.5         
+PBSWD   = 1            CJSWD   = 5E-010       MJSWD   = 0.33         PBSWGD  = 1           
+CJSWGD  = 5E-010       MJSWGD  = 0.33         TPB     = 0.005        TCJ     = 0.001       
+TPBSW   = 0.005        TCJSW   = 0.001        TPBSWG  = 0.005        TCJSWG  = 0.001       
+XTIS    = 3            XTID    = 3           
+DMCG    = 0E-006       DMCI    = 0E-006       DMDG    = 0E-006       DMCGT   = 0E-007      
+DWJ     = 0.0E-008     XGW     = 0E-007       XGL     = 0E-008      
+RSHG    = 0.4          GBMIN   = 1E-010       RBPB    = 5            RBPD    = 15          
+RBPS    = 15           RBDB    = 15           RBSB    = 15           NGCON   = 1           
+JTSS    = 1E-4         JTSD    = 1E-4         JTSSWS  = 1E-10        JTSSWD = 1E-10 
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+JTSSWGS = 1E-7         JTSSWGD = 1E-7 
*+NJTS    = 20.0         NJTSSW  = 15           NJTSSWG = 6            VTSS   = 10 
*+VTSD    = 10           VTSSWS  = 10           VTSSWD  = 10 
*+NJTSD   = 15.0         NJTSSWD  = 20          NJTSSWGD = 6 
*+TNJTS   = 0.1          TNJTSD  = 0.05 
*+VTSSWGS=2 VTSSWGD=2 
*+XTSS = 0.02 XTSD = 0.02 XTSSWS = 0.02 XTSSWD = 0.02 XTSSWGS = 0.02 XTSSWGD = 0.02 
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APPENDIX B: EKV MODELS  
The model is used in 3-Bit ADC 
180nm n-MOSFET 
.MODEL N180_EKV nmos  
* Flags               
*+ SIGN = 1 TG = -1              
* Scale parameters         
*+ SCALE = 1.0 XL = 0.0 XW = 0.0             
* Cgate parameters         
+ COX = 8.58E-3  
*GAMMAG = 18.4 AQMA = 0.0 AQMI = 0.0 ETAQM = 0.75           
* Nch. parameters          
+ VTO = 400.0E-3  
*PHIF = 450.0E-3  
+GAMMA = 300.0E-3 XJ = 30.0E-9 N0 = 1.025            
* Mobility             
+ KP = 390.0E-6 E0 = 438.0E+6  
*E1 = 159.0E+6  
+ETA = 0.57  
*ZC = 1.0E-6 THC = 0.0             
* Source and Drain Charge Sharing        
+ LETA0 = 1.0E+6 LETA = 1.3  
*LETA2 = 0.0  
+WETA = 1.0  
*NCS = 0.5 
* DIBL (Drain Induced Barrier Lowering) 
*+ ETAD = 0.75 SIGMAD = 1.0 
* RSCE (Reverse Short Channel Effect) 
*+ LR = 100E-9 QLR = 580E-6 NLR = 100.0E-3 FLR = 2 
* INWE (Inverse Narrow Width Effect) 
+ WR = 80.0E-9  
*QWR = 500.0E-6 NWR = 12.0E-3       
* Series resistance 
*+ RLX = 170.0E-6      
* Overlap & fringing     
*+ LOV = 25.0E-9 GAMMAOV = 5.0 VFBOV = 0.0 KJF = 150.0E-12 CJF = 300.0E-3        
* Long-ch. gds degr.         
+ PDITS = 2.58E-6 PDITSD = 0.91 PDITSL = 0.0 FPROUT = 1.85E+6  
*DDITS = 0.1             
* Matching par.            
+ AVTO = 0.0 AKP = 0.0 AGAMMA = 0.0            
* Vsat & CLM (Channel Length Modulation)           
+ UCRIT = 5.0E+6 DELTA = 1.5 LAMBDA = 0.5  
*ACLM = 0.85               
* Gate current (IGS, IGD, IGB)         
*+ KG = 50.0E-6 XB = 5.5 EB = 21.0E+9 LOVIG = 40.0E-12 
* Temperature par. scaling     
+ TNOM = 30.0 TCV = 600.0E-6 BEX = -1.6  
*TE0EX = -4.15 TE1EX = 0.0 
*+ TETA = 2.0E-3 UCEX = 1.2 TLAMBDA = 0.15 TCVL = 0.0 TCVW = 0.0 TCVWL = 0.0 
* Geometrical par. scaling          
+ DL = -16.7E-9 DLC = -23.0E-9 LL = 0.0    DW = -45.3E-9 DWC = 0.0  
*LDW = 0.0 WDL = 0.0 
+ LLN = 1.0 
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180nm p-MOSFET 
.MODEL P180_EKV PMOS  
* Flags 
*+ SIGN = -1 TG = 1 
* Scale parameters 
*+ SCALE = 1.0 XL = 0.0 XW = 0.0 
* Cgate parameters 
+ COX = 8.80E-3  
*GAMMAG = 300 AQMA = 400.0E-3 AQMI = 1.0 ETAQM = 0.75 
* Nch. parameters  
+ VTO = = -0.4 
*PHIF = 452.0E-3  
+GAMMA = 610.0E-3 XJ = 50.0E-9 N0 = 1.050 
* Mobility 
+ KP = 82.0E-6 E0 = 2.10E+6  
*E1 = 760.0E+6 +ETA = 0.0 ZC = 1.0E-6 THC = 0.0 
* Long-ch. gds degr. 
+ PDITS = 0.0 PDITSD = 0.9 PDITSL = 0.0 FPROUT = 1.4E+6  
*DDITS = 0.16 
* Matching par. 
+ AVTO = 0.0 AKP = 0.0 AGAMMA = 0.0 
* Vsat & CLM par.  
+ UCRIT = 5.5E+6 DELTA = 2.0 LAMBDA = 0.54  
*ACLM = 0.83  
* Geometrical par. 
+ DL = -24.2E-9 DLC = -0.0E-9  
*WDL = 7.0E-15  
+LL = 0.0 LLN = 1.0 DW = -7.2E-9 DWC = 0.0  
*LDW = 500.0E-18 
* Charge sharing 
+ LETA0 = 0.0 LETA = 1.0  
*LETA2 = 0.0  
+WETA = 1.0  
*NCS = 1.0 
* DIBL 
*+ ETAD = 1.1 SIGMAD = 0.3 
* RSCE 
*+ LR = 55.0E-9 QLR = -2.9E-3 NLR = 11.0E-3 FLR = 1.34 
* INWE 
+ WR = 80.0E-9  
*QWR = 4.5E-3 NWR = 14.5E-3 
* Series resistance 
*+ RLX = 700.0E-6 
* Overlap & fringing 
*+ LOV = 16.0E-9 GAMMAOV = 4.2 VFBOV = 0.0 KJF = 210.0E-12 CJF = 300.0E-3 
* Gate current 
*+ KG = 10.0E-6 XB = 5.5 EB = 21.0E+9 LOVIG = 3.0E-12 
* Temperature par. 
+ TNOM = 30.0 TCV = -1.250E-3 BEX = -850.0E-3  
*TE0EX = 0.0 TE1EX = -4.0 TETA = 0.0  
+ UCEX = 1.7  
*TLAMBDA = 0.0 TCVL = 0.0 TCVW = 0.0 TCVWL = 0.0  
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APPENDIX C: AMI GATE CAPACITANCE MODEL 
This is used in chapter 2 
AMI Gate Capacitance Model, “Star-Hspice Manual - Release 2001.2 - June 2001”.  
 
Define: 
  
  
 
I-The gate capacitance CGS 
 
1 (vth + vfb)/2 > vgs   
2 (vth + vfb)/2 <vgs <vth For vgst < vds, 
 
For vgst > vds, 
 
3 vgs > vth For vgst < vds 
 
For vgst > vds 
, 
 
II-The gate capacitance CGD  
 
1 vgs < vth or vgs > vth and vgst < vds  
2 vgs > vth and vgst > vds 
 
 
III-The gate capacitance CGB 
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, vc under various conditions: 
1 vgs + vsb < vfb   
2 vgs + vsb > vfb  
3 vgst > 0, vgs < vth, vgst < vds 
 
4 vgst > 0, vgs < vth, vgst > vds 
 
5 vgs > vth, vgst < vds 
 
6 vgs > vth, vgst > vds 
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APPENDIX D: SI & CGS UNITS 
The International System SI and the centimeter–gram–second system (CGS) units. 
 
 
 
Semiconductors data at room temperature. 
 
a Effective mass 
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APPENDIX E: LAMBDA CALCULATION 
Lambda Estimating for 1um and 20nm n-MOSFET 
1. Set n-MOSFET parameter and assign the device sizes and types. 
2. VGS=VDD/2+Vth, therefore the device in saturation from at VDS=VDD/2 and above. 
3. VDS have a DC voltage of sweep from 0 to 5 V. 
4. Run the simulation which will produce the IDS-VDS characteristic.   
5. Find Early Voltage VA when IDS =0. 
6. The reciprocal of Early Voltage is λ. 
 For 1µm n-MOSFET |VA|  = 55 V , λ=0.018 V-1 
 20 nm n-MOSFET |VA| = 17 V , λ=0.058 V-1 
 
 
 
 
  
Done by God's goodness 
